PROTOCOL VERIFICATION SYSTEM FOR SDL SPECIFICATIONS BASED ON ACYCLIC EXPANSION ALGORITHM AND TEMPORAL LOGIC

被引:0
作者
SAITO, H
HASEGAWA, T
KAKUDA, Y
机构
来源
IFIP TRANSACTIONS C-COMMUNICATION SYSTEMS | 1992年 / 2卷
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This paper describes a system which verifies that the behaviors of a protocol specified in SDL meet requirements. Requirements are expressed using a branching-time temporal logic for a concise and unambiguous description. The verification system first generates a set of state transition graphs consisting of executable transitions, and then evaluates the branching-time temporal logic formula on the graphs. Using an extended acyclic expansion algorithm, the state transition graph is obtained for each process, while the existing verification methods use a global state transition graph that represents the behaviors of the whole protocol system consisting of all processes. Since only the graphs of the processes relevant to the requirements are examined, the verification can be executed more efficiently. The verification is illustrated in the paper by the verification of a broadcasting protocol for requirements such as fair termination among processes.
引用
收藏
页码:511 / 526
页数:16
相关论文
共 50 条
[41]   Temporal logic-based specification and verification of trust models [J].
Herrmann, Peter .
TRUST MANAGEMENT, PROCEEDINGS, 2006, 3986 :105-119
[42]   TEMPORAL LOGIC BASED HARDWARE DESCRIPTION AND ITS VERIFICATION WITH PROLOG [J].
FUJITA, M ;
TANAKA, H ;
MOTOOKA, T .
NEW GENERATION COMPUTING, 1983, 1 (02) :195-203
[43]   AN INTERACTIVE VERIFICATION SYSTEM BASED ON DYNAMIC LOGIC [J].
HAHNLE, R ;
HEISEL, M ;
REIF, W ;
STEPHAN, W .
LECTURE NOTES IN COMPUTER SCIENCE, 1986, 230 :306-315
[44]   Reachability-based Control Synthesis under Signal Temporal Logic Specifications [J].
Ren, Wei ;
Jungers, Raphael .
2022 AMERICAN CONTROL CONFERENCE, ACC, 2022, :2078-2083
[45]   TEMPLAR - A KNOWLEDGE-BASED LANGUAGE FOR SOFTWARE SPECIFICATIONS USING TEMPORAL LOGIC [J].
TUZHILIN, A .
ACM TRANSACTIONS ON INFORMATION SYSTEMS, 1995, 13 (03) :269-304
[46]   Zonotope-Based Symbolic Controller Synthesis for Linear Temporal Logic Specifications [J].
Ren, Wei ;
Jungers, Raphael M. ;
Dimarogonas, Dimos V. .
IEEE TRANSACTIONS ON AUTOMATIC CONTROL, 2024, 69 (11) :7630-7645
[47]   Model Predictive Control of glucose concentration based on Signal Temporal Logic specifications [J].
Cairoli, Francesca ;
Fenu, Gianfranco ;
Pellegrino, Felice Andrea ;
Salvato, Erica .
2019 6TH INTERNATIONAL CONFERENCE ON CONTROL, DECISION AND INFORMATION TECHNOLOGIES (CODIT 2019), 2019, :714-719
[48]   A Decentralized B&B Algorithm for Motion Planning of Robot Swarms With Temporal Logic Specifications [J].
Yan, Ruixuan ;
Julius, Agung .
IEEE ROBOTICS AND AUTOMATION LETTERS, 2021, 6 (04) :7389-7396
[49]   Leveraging Classification Metrics for Quantitative System-Level Analysis with Temporal Logic Specifications [J].
Badithela, Apurva ;
Wongpiromsarn, Tichakorn ;
Murray, Richard M. .
2021 60TH IEEE CONFERENCE ON DECISION AND CONTROL (CDC), 2021, :564-571
[50]   Verification of real time UML specifications through a specialized inference mechanism based on a token player algorithm and the sequent calculus of linear logic [J].
Julia, S ;
Soares, MD .
SIMULATION IN INDUSTRY, 2003, :65-70