PROTOCOL VERIFICATION SYSTEM FOR SDL SPECIFICATIONS BASED ON ACYCLIC EXPANSION ALGORITHM AND TEMPORAL LOGIC

被引:0
作者
SAITO, H
HASEGAWA, T
KAKUDA, Y
机构
来源
IFIP TRANSACTIONS C-COMMUNICATION SYSTEMS | 1992年 / 2卷
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This paper describes a system which verifies that the behaviors of a protocol specified in SDL meet requirements. Requirements are expressed using a branching-time temporal logic for a concise and unambiguous description. The verification system first generates a set of state transition graphs consisting of executable transitions, and then evaluates the branching-time temporal logic formula on the graphs. Using an extended acyclic expansion algorithm, the state transition graph is obtained for each process, while the existing verification methods use a global state transition graph that represents the behaviors of the whole protocol system consisting of all processes. Since only the graphs of the processes relevant to the requirements are examined, the verification can be executed more efficiently. The verification is illustrated in the paper by the verification of a broadcasting protocol for requirements such as fair termination among processes.
引用
收藏
页码:511 / 526
页数:16
相关论文
共 50 条
[31]   A logic programming based framework for security protocol verification [J].
Wang, Shujing ;
Zhang, Yan .
FOUNDATIONS OF INTELLIGENT SYSTEMS, PROCEEDINGS, 2008, 4994 :638-643
[32]   Reactive sampling-based path planning with temporal logic specifications [J].
Vasile, Cristian Ioan ;
Li, Xiao ;
Belta, Calin .
INTERNATIONAL JOURNAL OF ROBOTICS RESEARCH, 2020, 39 (08) :1002-1028
[33]   Optimization-based Trajectory Generation with Linear Temporal Logic Specifications [J].
Wolff, Eric M. ;
Topcu, Ufuk ;
Murray, Richard M. .
2014 IEEE INTERNATIONAL CONFERENCE ON ROBOTICS AND AUTOMATION (ICRA), 2014, :5319-5325
[34]   Model-based motion planning in POMDPs with temporal logic specifications [J].
Li, Junchao ;
Cai, Mingyu ;
Wang, Zhaoan ;
Xiao, Shaoping .
ADVANCED ROBOTICS, 2023, 37 (14) :871-886
[35]   Control Design for Risk-Based Signal Temporal Logic Specifications [J].
Safaoui, Sleiman ;
Lindemann, Lars ;
Dimarogonas, Dimos, V ;
Shames, Iman ;
Summers, Tyler H. .
IEEE CONTROL SYSTEMS LETTERS, 2020, 4 (04) :1000-1005
[36]   Online Modifications for Event-Based Signal Temporal Logic Specifications [J].
Gundanaand, David ;
Kress-Gazit, Hadas .
IEEE ROBOTICS AND AUTOMATION LETTERS, 2024, 9 (08) :6864-6871
[37]   A clock-based dynamic logic for the verification of CCSL specifications in synchronous systems [J].
Zhang, Yuanrui ;
Wu, Hengyang ;
Chen, Yixiang ;
Mallet, Frederic .
SCIENCE OF COMPUTER PROGRAMMING, 2021, 203
[38]   PROTOCOL VERIFICATION ALGORITHM BASED ON THE PERTURBATION METHOD [J].
ZAITSEV, SS .
AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1985, (04) :22-26
[39]   Logic-based Verification of the Distributed Dining Philosophers Protocol [J].
Delzanno, Giorgio .
FUNDAMENTA INFORMATICAE, 2018, 161 (1-2) :113-133
[40]   Process mining and verification of properties: An approach based on temporal logic [J].
van der Aalst, WMP ;
de Beer, HT ;
van Dongen, BF .
ON THE MOVE TO MEANINGFUL INTERNET SYSTEMS 2005: COOPIS, DOA, AND ODBASE, PT 1, PROCEEDINGS, 2005, 3760 :130-147