PROTOCOL VERIFICATION SYSTEM FOR SDL SPECIFICATIONS BASED ON ACYCLIC EXPANSION ALGORITHM AND TEMPORAL LOGIC

被引:0
作者
SAITO, H
HASEGAWA, T
KAKUDA, Y
机构
来源
IFIP TRANSACTIONS C-COMMUNICATION SYSTEMS | 1992年 / 2卷
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This paper describes a system which verifies that the behaviors of a protocol specified in SDL meet requirements. Requirements are expressed using a branching-time temporal logic for a concise and unambiguous description. The verification system first generates a set of state transition graphs consisting of executable transitions, and then evaluates the branching-time temporal logic formula on the graphs. Using an extended acyclic expansion algorithm, the state transition graph is obtained for each process, while the existing verification methods use a global state transition graph that represents the behaviors of the whole protocol system consisting of all processes. Since only the graphs of the processes relevant to the requirements are examined, the verification can be executed more efficiently. The verification is illustrated in the paper by the verification of a broadcasting protocol for requirements such as fair termination among processes.
引用
收藏
页码:511 / 526
页数:16
相关论文
共 50 条
  • [21] A procedure to translate paradigm specifications to propositional linear temporal logic and its application to verification
    Augusto, JC
    Gomez, RS
    [J]. INTERNATIONAL JOURNAL OF SOFTWARE ENGINEERING AND KNOWLEDGE ENGINEERING, 2003, 13 (06) : 627 - 654
  • [22] Verification of ArchiMate process specifications based on deductive temporal reasoning
    Klimek, Radoslaw
    Szwed, Piotr
    [J]. 2013 FEDERATED CONFERENCE ON COMPUTER SCIENCE AND INFORMATION SYSTEMS (FEDCSIS), 2013, : 1109 - 1116
  • [23] Test generation based on control and data dependencies within system specifications in SDL
    Ural, H
    Saleh, K
    Williams, A
    [J]. COMPUTER COMMUNICATIONS, 2000, 23 (07) : 609 - 627
  • [24] Monitor-Based Runtime Assurance for Temporal Logic Specifications
    Abate, Matthew
    Feron, Eric
    Coogan, Samuel
    [J]. 2019 IEEE 58TH CONFERENCE ON DECISION AND CONTROL (CDC), 2019, : 1997 - 2002
  • [25] Rewrite-Based Decomposition of Signal Temporal Logic Specifications
    Leahy, Kevin
    Mann, Makai
    Vasile, Cristian-Ioan
    [J]. NASA FORMAL METHODS, NFM 2023, 2023, 13903 : 224 - 240
  • [26] Physics-based Motion Planning with Temporal Logic Specifications
    Muhayyuddin
    Akbari, Aliakbar
    Rosell, Jan
    [J]. IFAC PAPERSONLINE, 2017, 50 (01): : 8993 - 8999
  • [27] Verification of a technical system model with linear temporal logic
    A. N. Nepeivoda
    [J]. Automation and Remote Control, 2012, 73 : 1539 - 1552
  • [28] Verification of a technical system model with linear temporal logic
    Nepeivoda, A. N.
    [J]. AUTOMATION AND REMOTE CONTROL, 2012, 73 (09) : 1539 - 1552
  • [29] A logic programming based framework for security protocol verification
    Wang, Shujing
    Zhang, Yan
    [J]. FOUNDATIONS OF INTELLIGENT SYSTEMS, PROCEEDINGS, 2008, 4994 : 638 - 643
  • [30] Reactive sampling-based path planning with temporal logic specifications
    Vasile, Cristian Ioan
    Li, Xiao
    Belta, Calin
    [J]. INTERNATIONAL JOURNAL OF ROBOTICS RESEARCH, 2020, 39 (08) : 1002 - 1028