BUILT-IN SELF-TEST FOR C-TESTABLE ILAS

被引:1
作者
GALA, M
ROSS, D
WATSON, K
机构
[1] Department of Electrical Engineering, Texas A&M University, College Station
关键词
D O I
10.1109/43.469664
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Testing of one-dimensional (1-D) unilateral iterative logic arrays (ILA's) of combinational cells with constant test vectors is studied and the concept of one repetition length (ORL) within the tests used for testing C-testable arrays is described, The impact of ORL on the test set size and the design of the test generator are discussed, ORC can dramatically reduce the on-chip test generator size with a negligible increase in the test set size, ORL coupled with a single distinguishing sequence (DS) for ILA's with cell vertical outputs has proved to be attractive in terms of both reduced test set size and reduced test generator size, ORL testability can be used for C-testable arrays with single faulty cell and multiple faulty cells, The technique for using a single linear finite state machine (LFSM) for generating the necessary deterministic test patterns followed optionally by pseudorandom patterns from the same automaton is discussed, Use of an LFSM as a built-in test generator for only deterministic tests for 1-D ILA's is covered, With ORL, a compact LFSM based built-in self test (BIST) generator can deliver the test vectors to all the cells in the array, The exact probability distribution equation has been developed for additional bits needed to map a nonlinear machine (FSM) definition into a LFSM definition, The distribution clearly shows that the expected number of additional bits is very small, often zero.
引用
收藏
页码:1388 / 1398
页数:11
相关论文
共 50 条
[41]   Effective built-in self-test for booth multipliers [J].
Gizopoulos, D ;
Paschalis, A ;
Zorian, Y .
IEEE DESIGN & TEST OF COMPUTERS, 1998, 15 (03) :105-111
[42]   Parametric Built-In Self-Test of VLSI systems [J].
Niggemeyer, D ;
Rüffer, M .
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, 1999, :376-380
[43]   A programmable built-in self-test for embedded DRAMs [J].
Banerjee, S ;
Chowdhury, DR ;
Bhattacharya, BB .
2005 IEEE INTERNATIONAL WORKSHOP ON MEMORY TECHNOLOGY, DESIGN, AND TESTING - PROCEEDINGS, 2005, :58-63
[44]   Application of cellular automata in built-in self-test [J].
Zhang Chuanwu .
PROCEEDINGS OF THE FIRST INTERNATIONAL SYMPOSIUM ON TEST AUTOMATION & INSTRUMENTATION, VOLS 1 - 3, 2006, :1367-1370
[45]   A Hybrid Built-In Self-Test Scheme for DRAMs [J].
Yang, Chi-Chun ;
Li, Jin-Fu ;
Yu, Yun-Chao ;
Wu, Kuan-Te ;
Lo, Chih-Yen ;
Chen, Chao-Hsun ;
Lai, Jenn-Shiang ;
Kwai, Ding-Ming ;
Chou, Yung-Fa .
2015 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2015,
[46]   BUILT-IN SELF-TEST DESIGN OF SEMICONDUCTOR MEMORY [J].
RAJASHEKHARA, TN .
INTERNATIONAL JOURNAL OF ELECTRONICS, 1991, 70 (03) :645-649
[47]   THE REAL-ESTATE FOR BUILT-IN SELF-TEST [J].
OHR, S .
COMPUTER DESIGN, 1994, 33 (11) :142-&
[48]   Arithmetic pattern generators for built-in self-test [J].
Stroele, AP .
INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1996, :131-134
[49]   Modified Geffe test pattern generator for built-in self-test [J].
Qi, Dandan ;
Muzio, Jon C. .
2007 IEEE PACIFIC RIM CONFERENCE ON COMMUNICATIONS, COMPUTERS AND SIGNAL PROCESSING, VOLS 1 AND 2, 2007, :206-209
[50]   Analysis of Test Sequence Generators for Built-In Self-Test Implementation [J].
Jamal, K. ;
Srihari, P. .
ICACCS 2015 PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING & COMMUNICATION SYSTEMS, 2015,