共 50 条
[41]
Effective built-in self-test for booth multipliers
[J].
IEEE DESIGN & TEST OF COMPUTERS,
1998, 15 (03)
:105-111
[42]
Parametric Built-In Self-Test of VLSI systems
[J].
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS,
1999,
:376-380
[43]
A programmable built-in self-test for embedded DRAMs
[J].
2005 IEEE INTERNATIONAL WORKSHOP ON MEMORY TECHNOLOGY, DESIGN, AND TESTING - PROCEEDINGS,
2005,
:58-63
[44]
Application of cellular automata in built-in self-test
[J].
PROCEEDINGS OF THE FIRST INTERNATIONAL SYMPOSIUM ON TEST AUTOMATION & INSTRUMENTATION, VOLS 1 - 3,
2006,
:1367-1370
[45]
A Hybrid Built-In Self-Test Scheme for DRAMs
[J].
2015 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT),
2015,
[48]
Arithmetic pattern generators for built-in self-test
[J].
INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS,
1996,
:131-134
[49]
Modified Geffe test pattern generator for built-in self-test
[J].
2007 IEEE PACIFIC RIM CONFERENCE ON COMMUNICATIONS, COMPUTERS AND SIGNAL PROCESSING, VOLS 1 AND 2,
2007,
:206-209
[50]
Analysis of Test Sequence Generators for Built-In Self-Test Implementation
[J].
ICACCS 2015 PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING & COMMUNICATION SYSTEMS,
2015,