ANALYSIS ON YIELD OF INTEGRATED-CIRCUITS AND A NEW EXPRESSION FOR YIELD

被引：36
作者：
OKABE, T [1 ]
NAGATA, M [1 ]
SHIMADA, S [1 ]
机构：
[1] HITACHI LTD,CENT RES LAB,TOKYO,JAPAN
来源：
ELECTRICAL ENGINEERING IN JAPAN | 1972年 / 92卷 / 06期
关键词：
D O I：
10.1002/eej.4390920619
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：135 / 141
页数：7
相关论文
共 50 条
[41]   SPYING ON INTEGRATED-CIRCUITS [J].
ANCEAU, F .
RECHERCHE, 1981, 12 (123) :760-761
[42]   SOCKETS FOR INTEGRATED-CIRCUITS [J].
GREENFIELD, D .
ELECTRONICS AND POWER, 1983, 29 (05) :409-411
[43]   ENCAPSULATING INTEGRATED-CIRCUITS [J].
WHITE, ML .
BELL LABORATORIES RECORD, 1974, 52 (03) :78-83
[44]   ANALYSIS AND SIMULATION OF SUBSTRATE COUPLING IN INTEGRATED-CIRCUITS [J].
GHARPUREY, R ;
MEYER, RG .
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 1995, 23 (04) :381-394
[45]   MODELING AND ANALYSIS OF VIAS IN MULTILAYERED INTEGRATED-CIRCUITS [J].
GU, QZ ;
YANG, YE ;
TASSOUDJI, MA .
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 1993, 41 (02) :206-214
[46]   INDUCTIVE FAULT ANALYSIS OF MOS INTEGRATED-CIRCUITS [J].
SHEN, JP ;
MALY, W ;
FERGUSON, FJ .
IEEE DESIGN & TEST OF COMPUTERS, 1985, 2 (06) :13-26
[47]   ANALYSIS OF CROSSTALK INTERFERENCE IN CMOS INTEGRATED-CIRCUITS [J].
SICARD, E ;
RUBIO, A .
IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 1992, 34 (02) :124-129
[48]   ANALYSIS OF PACKAGED MICROWAVE INTEGRATED-CIRCUITS BY FDTD [J].
MEZZANOTTE, P ;
MONGIARDO, M ;
ROSELLI, L ;
SORRENTINO, R ;
HEINRICH, W .
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 1994, 42 (09) :1796-1801
[49]   Yield analysis of logic circuits [J].
Appello, D ;
Fudoli, A ;
Giarda, K ;
Gizdarski, E ;
Mathew, B ;
Tancorre, V .
22ND IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2004, :103-108
[50]   PHOTONIC INTEGRATED-CIRCUITS [J].
KOCH, TL ;
KOREN, U .
AT&T TECHNICAL JOURNAL, 1992, 71 (01) :63-74
12345