共 50 条
[31]
Multimedia Signal Processors: An Architectural Platform with Algorithmic Compilation
[J].
Journal of VLSI signal processing systems for signal, image and video technology,
1998, 20
:181-204
[32]
Instruction set architecture to control instruction fetch on pipelined processors
[J].
1997 IEEE PACIFIC RIM CONFERENCE ON COMMUNICATIONS, COMPUTERS AND SIGNAL PROCESSING, VOLS 1 AND 2: PACRIM 10 YEARS - 1987-1997,
1997,
:121-124
[33]
Predictable instruction caching for media processors
[J].
IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES, AND PROCESSORS, PROCEEDINGS,
2002,
:141-150
[34]
An innovative instruction cache for embedded processors
[J].
ADVANCES IN COMPUTER SYSTEMS ARCHITECTURE, PROCEEDINGS,
2005, 3740
:41-51
[35]
Compilation techniques for parallel systems
[J].
PARALLEL COMPUTING,
1999, 25 (13-14)
:1741-1783
[37]
Instruction Reliability Analysis for Embedded Processors
[J].
PROCEEDINGS OF THE 13TH IEEE SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS,
2010,
:20-23
[38]
An instruction throughput model of superscalar processors
[J].
14TH IEEE INTERNATIONAL WORKSHOP ON RAPID SYSTEMS PROTOTYPING, PROCEEDINGS: SHORTENING THE PATH FROM SPECIFICATION TO PROTOTYPE,
2003,
:156-163