COMPILATION FOR INSTRUCTION PARALLEL PROCESSORS

被引:0
作者
KASTENS, U
机构
关键词
D O I
暂无
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
引用
收藏
页码:26 / 41
页数:16
相关论文
共 50 条
[31]   Multimedia Signal Processors: An Architectural Platform with Algorithmic Compilation [J].
Yen-Kuang Chen ;
S.Y. Kung .
Journal of VLSI signal processing systems for signal, image and video technology, 1998, 20 :181-204
[32]   Instruction set architecture to control instruction fetch on pipelined processors [J].
Okamoto, S ;
Sowa, M .
1997 IEEE PACIFIC RIM CONFERENCE ON COMMUNICATIONS, COMPUTERS AND SIGNAL PROCESSING, VOLS 1 AND 2: PACRIM 10 YEARS - 1987-1997, 1997, :121-124
[33]   Predictable instruction caching for media processors [J].
Irwin, J ;
May, MD ;
Muller, HL ;
Page, D .
IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES, AND PROCESSORS, PROCEEDINGS, 2002, :141-150
[34]   An innovative instruction cache for embedded processors [J].
Kim, CH ;
Chung, SW ;
Jhon, CS .
ADVANCES IN COMPUTER SYSTEMS ARCHITECTURE, PROCEEDINGS, 2005, 3740 :41-51
[35]   Compilation techniques for parallel systems [J].
Gupta, R ;
Pande, S ;
Psarris, K ;
Sarkar, V .
PARALLEL COMPUTING, 1999, 25 (13-14) :1741-1783
[36]   An instruction throughput model of superscalar processors [J].
Taha, Tarek M. ;
Wills, D. Scott .
IEEE TRANSACTIONS ON COMPUTERS, 2008, 57 (03) :389-403
[37]   Instruction Reliability Analysis for Embedded Processors [J].
Azarpeyvand, Ali ;
Salehi, Mostafa E. ;
Firouzi, Farshad ;
Yazdanbakhsh, Amir ;
Fakhraie, Sied Mehdi .
PROCEEDINGS OF THE 13TH IEEE SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2010, :20-23
[38]   An instruction throughput model of superscalar processors [J].
Taha, TM ;
Wills, DS .
14TH IEEE INTERNATIONAL WORKSHOP ON RAPID SYSTEMS PROTOTYPING, PROCEEDINGS: SHORTENING THE PATH FROM SPECIFICATION TO PROTOTYPE, 2003, :156-163
[39]   PARALLEL COMPILATION ON A MULTIPROCESSOR SYSTEM [J].
BREZANY, P .
LECTURE NOTES IN COMPUTER SCIENCE, 1986, 237 :279-286
[40]   Distributed parallel compilation of MSBNs [J].
An, Xiangdong ;
Cercone, Nick .
CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2009, 21 (12) :1607-1631