VLSI IMPLEMENTATION OF 2-DIMENSIONAL DCT PROCESSOR IN REAL-TIME FOR VIDEO CODEC

被引：5
|
作者：
JAIN, PC [1 ]
SCHLENK, W [1 ]
RIEGEL, M [1 ]
机构：
[1] PHILIPS KOMMUN IND AG,W-8500 NURNBERG,GERMANY
来源：
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS | 1992年 / 38卷 / 03期
关键词：
D O I：
10.1109/30.156734
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Advances in VLSI technology and the increasing availability of digital transmission channels, digital video communication services are expanding and economic realization are possible. In order to reduce the transmission bit rate several source coding methods are used. With application of VLSI technology such sophisticated source codecs can be realized economically. A novel DCT/IDCT ASIC chip for video codec in real time has been designed and tested using 1-mu-m CMOS standard cell technology. This chip meets the stringent requirement of a low bit rate codec standards proposed by CCITT.
引用
收藏
页码：537 / 545
页数：9
相关论文
共 50 条
  • [1] REAL-TIME SCALABLE VIDEO CODEC IMPLEMENTATION FOR SURVEILLANCE
    Loomans, Marijn J. H.
    Koeleman, Cornelis J.
    de With, Peter H. N.
    ICME: 2009 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO, VOLS 1-3, 2009, : 1130 - +
  • [2] A high throughput 2-dimensional DCT/IDCT architecture for real-time image and video system
    Chiang, JS
    Chiu, YF
    Chang, TH
    ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 867 - 870
  • [3] VLSI implementation of an OFB processor for encryption of real-time data
    Kim, YC
    Kim, KO
    Lee, TW
    PROCEEDINGS OF THE SECOND IEEE ASIA PACIFIC CONFERENCE ON ASICS, 2000, : 179 - 182
  • [4] VLSI Implementation of an Adaptive Edge-Enhanced Color Interpolation Processor for Real-Time Video Applications
    Chen, Shih-Lun
    Ma, En-Di
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2014, 24 (11) : 1982 - 1991
  • [5] VLSI implementation of a real time fuzzy processor
    Cardarilli, GC
    Re, M
    Lojacono, R
    JOURNAL OF INTELLIGENT & FUZZY SYSTEMS, 1998, 6 (03) : 389 - 401
  • [6] VLSI implementation of a real-time video watermark embedder and detector
    Mathai, NJ
    Sheikholeslami, A
    Kundur, D
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II: COMMUNICATIONS-MULTIMEDIA SYSTEMS & APPLICATIONS, 2003, : 772 - 775
  • [7] VLSI IMPLEMENTATION OF PARALLEL COEFFICIENT-BY-COEFFICIENT 2-DIMENSIONAL IDCT PROCESSOR
    HSIA, SC
    LIU, BD
    YANG, JF
    BAI, BL
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 1995, 5 (05) : 396 - 406
  • [8] A TWO-DIMENSIONAL REAL-TIME VIDEO PYRAMID PROCESSOR
    ARBEITER, JH
    BESSLER, RF
    RCA REVIEW, 1986, 47 (01): : 3 - 31
  • [9] Implementation of Hybrid MC/DCT Video Codec
    Norouzi, Mandana
    Loghman, Maziar
    Kim, Joohee
    2014 IEEE INTERNATIONAL CONFERENCE ON ELECTRO/INFORMATION TECHNOLOGY (EIT), 2014, : 404 - 409
  • [10] REAL-TIME 2-DIMENSIONAL ECHOCARDIOGRAPHY
    GRIFFITH, JM
    HENRY, WL
    EPSTEIN, SE
    CIRCULATION, 1973, 48 (04) : 124 - 124
12345