A DSP LINE EQUALIZER VLSI FOR TCM DIGITAL SUBSCRIBER-LINE TRANSMISSION

被引：1
|
作者：
ANDO, H [1 ]
NAKAYA, M [1 ]
HONDA, H [1 ]
IIZUKA, I [1 ]
HORIBA, Y [1 ]
机构：
[1] MITSUBISHI ELECT CORP,COMMUN SYST DEV LAB,KANAGAWA 247,JAPAN
来源：
IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1988年 / 23卷 / 01期
关键词：
D O I：
10.1109/4.267
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：118 / 123
页数：6
相关论文
共 50 条
  • [1] ATM SUBSCRIBER-LINE TRANSMISSION EQUIPMENT
    SUZUKI, T
    UEDA, H
    MITSUBISHI ELECTRIC ADVANCE, 1994, 69 : 7 - 9
  • [2] A CMOS LINE EQUALIZER FOR A DIGITAL SUBSCRIBER LOOP
    TAKATORI, H
    SUZUKI, T
    FUJII, F
    OGAWA, M
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1984, 19 (06) : 906 - 912
  • [3] A CMOS LINE EQUALIZER FOR A DIGITAL SUBSCRIBER LOOP
    SUZUKI, T
    TAKATORI, H
    OGAWA, M
    FUJII, F
    ISSCC DIGEST OF TECHNICAL PAPERS, 1984, 27 : 242 - 243
  • [4] NOISE PREDICTION EQUALIZER AND DECISION FEEDBACK EQUALIZER FOR HIGH-SPEED DIGITAL SUBSCRIBER LINE TRANSMISSION - A COMPARISON OF PERFORMANCE
    ERNST, D
    EUROPEAN TRANSACTIONS ON TELECOMMUNICATIONS, 1993, 4 (01): : 63 - 67
  • [5] Vectored transmission for digital subscriber line systems
    Ginis, G
    Cioffi, JM
    IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 2002, 20 (05) : 1085 - 1104
  • [6] Surge devices protect subscriber-line interface circuits
    Havens, P
    ELECTRONIC DESIGN, 2001, 49 (15) : 90 - +
  • [7] LINE EQUALIZER FOR A DIGITAL SUBSCRIBER LOOP EMPLOYING SWITCHED CAPACITOR TECHNOLOGY
    SUZUKI, T
    TAKATORI, H
    OGAWA, M
    TOMOOKA, K
    IEEE TRANSACTIONS ON COMMUNICATIONS, 1982, 30 (09) : 2074 - 2082
  • [8] EFFECTS OF INCREASED SUBSCRIBER-LINE CHARGE ON TOTAL SURPLUS AND GNP
    LINHART, PB
    RADNER, R
    AT&T TECHNICAL JOURNAL, 1987, 66 (05): : 86 - 91
  • [9] SUBSCRIBER LINE TRANSMISSION
    LEVY, M
    MARCEL, F
    SURIE, S
    GUIHENEUF, M
    WAJIH, M
    ANDRY, JP
    CARRIERE, V
    GUIDOUX, L
    TANGUY, R
    COMMUTATION & TRANSMISSION, 1987, 9 (03): : 51 - 66
  • [10] AN ADAPTIVE LINE EQUALIZER VLSI USING DIGITAL SIGNAL-PROCESSING
    ISHIKAWA, M
    TANAKA, Y
    KIMURA, T
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1988, 23 (03) : 830 - 835
12345