Analysis and Design of high bit rate Clock-and-Data Recovery Circuits in CMOS Technology

被引：0

作者：

Bremer, J-K ^{[1
]}

Zemko, C. ^{[1
]}

Schmackers, J. ^{[1
]}

Mathis, W. ^{[1
]}

机构：

[1] Leibniz Univ Hannover, Inst Theoret Elektrotech, Appelstr 9A, D-30167 Hannover, Germany

来源：

ADVANCES IN RADIO SCIENCE | 2007年 / 5卷

关键词：

Flip flop circuits;

D O I：

10.5194/ars-5-215-2007

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a novel realization concept for Clock-and-Data-Recovery circuits. Our Design uses a nonlinear phase detector architecture, which is based on the Alexander phase detection method. In order to ensure circuit functionality in the RF region, we use very fast switching HLO-Flip-Flops (high-speed latching operation flip-flop) in our design. The primal goal in our design was the minimization of self induced jitter of the phase detector. The accuracy of our circuit design and the functionality in the GHz regime is confirmed by various circuit simulations executed with the SPECTRE Simulator.

引用

页码：215 / 219

页数：5

共 50 条

[31] Design and Performance of 155 Mbps Clock/Data Recovery Circuits on Heavy Loaded PLDs
Rui L. Aguiar
Mónica Figueiredo
Analog Integrated Circuits and Signal Processing, 2005, 43 : 159 - 170
[32] A clock and data recovery PLL for variable bit rate NRZ data using adaptive phase frequency detector
Idei, GJ
Kunieda, H
IEICE TRANSACTIONS ON ELECTRONICS, 2004, E87C (06): : 956 - 963
[33] Digital Clock and Data Recovery Circuits for Optical Links
Shu, Guanghua
Choi, Woo-Seok
Hanumolu, Pavan Kumar
2016 IEEE COMPOUND SEMICONDUCTOR INTEGRATED CIRCUIT SYMPOSIUM (CSICS), 2016, : 126 - 129
[34] High-speed baud-rate clock and data recovery
Musa, Faisal A.
Carusone, Anthony Chan
ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 64 - 69
[35] A 40Gb/s clock and data recovery circuit in 0.18μm CMOS technology
Lee, J
Razavi, B
2003 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE: DIGEST OF TECHNICAL PAPERS, 2003, 46 : 242 - +
[36] CMOS transceiver with baud rate clock recovery for optical interconnects
Emami-Neyestanak, A
Palermo, S
Lee, HC
Horowitz, M
2004 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2004, : 410 - 413
[37] A 1.2-6 Gb/s, 4.2 pJ/Bit Clock & Data Recovery Circuit With High Jitter Tolerance in 0.14 μm CMOS
van der Wel, Arnoud P.
den Besten, Gerrit W.
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (07) : 1768 - 1775
[38] Mixed-Signal Implementation Strategies for High Performance Clock and Data Recovery Circuits
Perrott, Michael H.
ANALOG CIRCUIT DESIGN: HIGH-SPEED CLOCK AND DATA RECOVERY, HIGH-PERFORMANCE AMPLIFIERS, POWER MANAGEMENT, 2009, : 47 - 62
[39] Millimeter-wave CMOS Circuits for a High Data Rate Wireless Transceiver
Nguyen, Tai Nghia
Lee, Seong-Gwon
Hwang, Sang-Hyun
Lee, Jong-Wook
Kim, Byung-Sung
2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 461 - +
[40] Optical clock recovery from a data stream of an arbitrary bit rate by use of stimulated Brillouin scattering
Butler, Douglas L.
Wey, Jun Shan
Chbat, Michel W.
Burdge, Geoffrey L.
Goldhar, Julius
Optics Letters, 1995, 20 (06): : 560 - 562

← 1 2 3 4 5 →