Analysis and Design of high bit rate Clock-and-Data Recovery Circuits in CMOS Technology

被引：0

作者：

Bremer, J-K ^{[1
]}

Zemko, C. ^{[1
]}

Schmackers, J. ^{[1
]}

Mathis, W. ^{[1
]}

机构：

[1] Leibniz Univ Hannover, Inst Theoret Elektrotech, Appelstr 9A, D-30167 Hannover, Germany

来源：

ADVANCES IN RADIO SCIENCE | 2007年 / 5卷

关键词：

Flip flop circuits;

D O I：

10.5194/ars-5-215-2007

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a novel realization concept for Clock-and-Data-Recovery circuits. Our Design uses a nonlinear phase detector architecture, which is based on the Alexander phase detection method. In order to ensure circuit functionality in the RF region, we use very fast switching HLO-Flip-Flops (high-speed latching operation flip-flop) in our design. The primal goal in our design was the minimization of self induced jitter of the phase detector. The accuracy of our circuit design and the functionality in the GHz regime is confirmed by various circuit simulations executed with the SPECTRE Simulator.

引用

页码：215 / 219

页数：5

共 50 条

[1] Clock-and-data recovery design for LVDS transceiver used in LCD panels
Wang, Chua-Chin
Lee, Ching-Li
Hsiao, Chun-Yang
Huang, Jin-Fon
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2006, 53 (11) : 1318 - 1322
[2] Design of high-speed clock and data recovery circuits
Kok-Siang, Tan
Sulaiman, Mohd-Shahiman
Hean-Teik, Chuah
Sachdev, Manoj
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2007, 52 (1-2) : 15 - 23
[3] Design of high-speed clock and data recovery circuits
Tan Kok-Siang
Mohd-Shahiman Sulaiman
Chuah Hean-Teik
Manoj Sachdev
Analog Integrated Circuits and Signal Processing, 2007, 52 : 15 - 23
[4] A full on-chip CMOS clock-and-data recovery IC for OC-192 applications
Li, Jinghua
Silva-Martinez, Jose
Brunn, Brian
Rokhsaz, Shahriar
Robinson, Moises E.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2008, 55 (05) : 1213 - 1222
[5] Bit rate and protocol independent clock and data recovery
Stilling, B
ELECTRONICS LETTERS, 2000, 36 (09) : 824 - 825
[6] Design of clock recovery circuits for optical clocking in DSM CMOS
Thangaraj, Charles
Stephenson, Kevin
Chen, Tom
Lear, Kevin
Raza, Abdul Matheen
VLSI CIRCUITS AND SYSTEMS III, 2007, 6590
[7] Challenges in the design of high-speed clock and data recovery circuits
Razavi, B
IEEE COMMUNICATIONS MAGAZINE, 2002, 40 (08) : 94 - 101
[8] Design of half-rate clock and data recovery circuits for optical communication systems
Savoj, J
Razavi, B
38TH DESIGN AUTOMATION CONFERENCE PROCEEDINGS 2001, 2001, : 121 - 126
[9] 1.25/2.5-Gb/s dual bit-rate burst-mode clock recovery circuits in 0.18-μm CMOS technology
Han, Pyung-Su
Choi, Woo-Young
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2007, 54 (01) : 38 - 42
[10] Practical measurement of timing jitter contributed by a clock-and-data recovery circuit
Pease, C
Babic, D
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2005, 52 (01) : 119 - 126

← 1 2 3 4 5 →