DEDUCTIVE METHOD FOR SIMULATING FAULTS IN LOGIC CIRCUITS

被引：97

作者：

ARMSTRONG, DB

机构：

来源：

关键词：

D O I：

10.1109/T-C.1972.223542

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

引用

页码：464 / +

页数：1

共 9 条

[1] ON FINDING A NEARLY MINIMAL SET OF FAULT DETECTION TESTS FOR COMBINATIONAL LOGIC NETS
ARMSTRONG, DB
[J]. IEEE TRANSACTIONS ON ELECTRONIC COMPUTERS, 1966, EC15 (01): : 66 - +
[2] FUNCTIONAL PARTITIONING AND SIMULATION OF DIGITAL CIRCUITS
BREUER, MA
[J]. IEEE TRANSACTIONS ON COMPUTERS, 1970, C 19 (11) : 1038 - &
[3] CHANG HY, 1970, FAULT DIAGNOSIS DIGI
[4] HARDIE FH, 1966, WESCON TECH PAPER 4, V10, P1
[5] PROGRAMMED ALGORITHMS TO COMPUTE TESTS TO DETECT AND DISTINGUISH BETWEEN FAILURES IN LOGIC CIRCUITS
ROTH, JP
BOURICIUS, WG
SCHNEIDER, PR
[J]. IEEE TRANSACTIONS ON ELECTRONIC COMPUTERS, 1967, EC16 (05): : 567 - +
[6] ON AN IMPROVED DIAGNOSIS PROGRAM
SESHU, S
[J]. IEEE TRANSACTIONS ON ELECTRONIC COMPUTERS, 1965, EC14 (01): : 76 - &
[7] SZYGENDA SA, 1970, 1970 SPRING JOINT CO, V36, P207
[8] ULRICH EG, 1967, P IEE COMPUTER TECHN, P9
[9] YETTER IH, 1968, P ASS COMPUT MACH NA, P265