SIMPLE EQUIDISTANT FIRING DELAY SCHEME FOR 3-PHI THYRISTOR CONVERTERS

被引:6
作者
BHAT, SAK [1 ]
VITHAYATHIL, J [1 ]
机构
[1] INDIAN INST SCI, DEPT ELECT ENGN, BANGALORE 560012, INDIA
关键词
D O I
10.1080/00207217908938625
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A simple firing delay circuit for 3- phi fully controlled bridge using a phase locked loop is described. The circuit uses very few components and is an improved scheme over the existing methods. The use of this circuit in three-phase thyristor converters and 'circulating current free' mode dual converters is described.
引用
收藏
页码:139 / 145
页数:7
相关论文
共 4 条
[1]   PHASE-LOCKED OSCILLATOR - A NEW CONTROL SYSTEM FOR CONTROLLED STATIC CONVERTORS [J].
AINSWORTH, JD .
IEEE TRANSACTIONS ON POWER APPARATUS AND SYSTEMS, 1968, PA87 (03) :859-+
[2]   FIRING CIRCUIT FOR 3-PHASE THYRISTOR-BRIDGE RECTIFIER [J].
ILANGO, B ;
KRISHNAN, R ;
SUBRAMANIAN, R ;
SADASIVAM, S .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS AND CONTROL INSTRUMENTATION, 1978, 25 (01) :45-49
[3]   FAST-RESPONSE DC MOTOR SPEED CONTROL-SYSTEM [J].
KRISHNAN, T ;
RAMASWAMI, B .
IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 1974, IA10 (05) :643-651
[4]   ECONOMICAL EQUIDISTANT PULSE FIRING SCHEME FOR THYRISTORIZED DC DRIVES [J].
SIMARD, R ;
RAJAGOPALAN, V .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS AND CONTROL INSTRUMENTATION, 1975, 22 (03) :425-429