CURRENT-MODE CMOS QUATERNARY MUTIPLIER CIRCUIT

被引：4
作者：
CHU, WS
CURRENT, W
机构：
[1] Electrical and Computer Engineering Department, University of California, Davis
来源：
ELECTRONICS LETTERS | 1995年 / 31卷 / 04期
关键词：
CMOS INTEGRATED CIRCUITS; MULTIPLYING CIRCUITS; MANY-VALUED LOGICS;
D O I：
10.1049/el:19950210
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A new current-mode CMOS quaternary multiplier circuit is presented. This circuit accepts two 4-valued input currents and a 3-valued CARRY input current and generates a 4-valued SUM output current and a 3-valued CARRY output current. It uses 49 MOS transistors and generates the product in similar to 10 mu s, worst case, in simulations.
引用
收藏
页码：267 / 268
页数：2
相关论文
共 13 条
[1]   APPLICATION OF QUATERNARY LOGIC TO THE DESIGN OF A PROPOSED DISCRETE COSINE TRANSFORM CHIP [J].
CURRENT, KW .
INTERNATIONAL JOURNAL OF ELECTRONICS, 1989, 67 (05) :687-701
[2]   CMOS QUATERNARY LATCH [J].
CURRENT, KW .
ELECTRONICS LETTERS, 1989, 25 (13) :856-858
[3]   ALGORITHMIC ANALOG-TO-QUATERNARY CONVERTER CIRCUIT USING CURRENT-MODE CMOS [J].
CURRENT, KW .
ELECTRONICS LETTERS, 1992, 28 (12) :1111-1112
[4]  
CURRENT KW, 1985, MAY P INT S MULT VAL, P318
[5]  
CURRENT KW, 1990, MAY P INT S MULT VAL, P168
[6]  
CURRENT KW, 1991, MAY P INT S MULT VAL, P196
[7]   CMOS CURRENT COMPARATOR-CIRCUIT [J].
FREITAS, DA ;
CURRENT, KW .
ELECTRONICS LETTERS, 1983, 19 (17) :695-697
[8]  
FREITAS DA, 1983, MAY P INT S MULT VAL, P190
[9]   MULTIPLE-VALUED RADIX-2 SIGNED-DIGIT ARITHMETIC CIRCUITS FOR HIGH-PERFORMANCE VLSI SYSTEMS [J].
KAWAHITO, S ;
KAMEYAMA, M ;
HIGUCHI, T .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (01) :125-131
[10]   A 32X32-BIT MULTIPLIER USING MULTIPLE-VALUED MOS CURRENT-MODE CIRCUITS [J].
KAWAHITO, S ;
KAMEYAMA, M ;
HIGUCHI, T ;
YAMADA, H .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1988, 23 (01) :124-132
12