A VLSI ARCHITECTURE FOR THE ALTERNATIVE SUBSAMPLING-BASED BLOCK MATCHING ALGORITHM

被引：9

作者：

JUNG, HK ^{[1
]}

HONG, CP ^{[1
]}

CHOI, JS ^{[1
]}

HA, YH ^{[1
]}

机构：

[1] TAEGU UNIV,DEPT COMP SCI,KYUNGPOOK 713714,SOUTH KOREA

来源：

IEEE TRANSACTIONS ON CONSUMER ELECTRONICS | 1995年 / 41卷 / 02期

关键词：

D O I：

10.1109/30.391351

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A VLSI architecture of the block matching algorithm based on the alternative subsampling method for motion estimation is proposed. The alternative subsampling method reduces the computational complexity by alternatively subsampling the number of pixels within the blocks used to estimate motion vectors, whereas conventional methods limit the number of locations searched. Simulation results show that the performance of this method is very close to full search algorithm For subsampling factor of N, this approach can achieve approximately N/2 times of calculation with additional small overhead associated with address generator and temporary buffer. In addition, this architecture has about a half silicon area compared to Yang's architecture.

引用

页码：239 / 247

页数：9

共 50 条

[41] FPGA-based architecture for block-matching motion estimation algorithm [J].

Reddy, V. S. K. ;

Sengupta, Somnath .

WMSCI 2007 : 11TH WORLD MULTI-CONFERENCE ON SYSTEMICS, CYBERNETICS AND INFORMATICS, VOL V, POST CONFERENCE ISSUE, PROCEEDINGS, 2007, :205-208

[42] A flexible VLSI architecture for variable block size segment matching with luminance correction [J].

Kuhn, PM ;

Weisgerber, A ;

Poppenwimmer, R ;

Stechele, W .

IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, PROCEEDINGS, 1997, :479-488

[43] A Parallel Architecture for Successive Elimination Block Matching Algorithm [J].

Srinivasarao, B. K. N. ;

Chakrabarti, Indrajit .

SIXTH INDIAN CONFERENCE ON COMPUTER VISION, GRAPHICS & IMAGE PROCESSING ICVGIP 2008, 2008, :226-231

[44] A Parallel Architecture for Successive Elimination Block Matching Algorithm [J].

Srinivasarao, B. K. N. ;

Chakrabarti, Indrajit .

2008 IEEE REGION 10 CONFERENCE: TENCON 2008, VOLS 1-4, 2008, :367-372

[45] A subsampling-based digital image watermarking scheme resistant to permutation attack [J].

Lin, Chuang ;

Pan, Jeng-Shyang ;

Huang, Chia-An .

IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2008, E91A (03) :911-915

[46] Subsampling-based HMC parameter estimation with application to large datasets classification [J].

Stéphane Derrode ;

Lamia Benyoussef ;

Wojciech Pieczynski .

Signal, Image and Video Processing, 2014, 8 :873-882

[47] Minimum preserving subsampling-based fast image de-fogging [J].

Kansal, Isha ;

Kasana, Singara Singh .

JOURNAL OF MODERN OPTICS, 2018, 65 (18) :2103-2123

[48] Subsampling-Based Image Tamper Detection and Recovery Using Quick Response Code [J].

Wu, Wen-Chuan .

INTERNATIONAL JOURNAL OF SECURITY AND ITS APPLICATIONS, 2015, 9 (07) :201-216

[49] PARAMETERIZABLE VLSI ARCHITECTURES FOR THE FULL-SEARCH BLOCK-MATCHING ALGORITHM [J].

DEVOS, L ;

STEGHERR, M .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1989, 36 (10) :1309-1316

[50] A fast block matching for SIMD processors using subsampling [J].

Moschetti, F ;

Debes, E .

ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL IV: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, :321-324

← 1 2 3 4 5 →