A VLSI ARCHITECTURE FOR THE ALTERNATIVE SUBSAMPLING-BASED BLOCK MATCHING ALGORITHM

被引：9

作者：

JUNG, HK ^{[1
]}

HONG, CP ^{[1
]}

CHOI, JS ^{[1
]}

HA, YH ^{[1
]}

机构：

[1] TAEGU UNIV,DEPT COMP SCI,KYUNGPOOK 713714,SOUTH KOREA

来源：

IEEE TRANSACTIONS ON CONSUMER ELECTRONICS | 1995年 / 41卷 / 02期

关键词：

D O I：

10.1109/30.391351

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A VLSI architecture of the block matching algorithm based on the alternative subsampling method for motion estimation is proposed. The alternative subsampling method reduces the computational complexity by alternatively subsampling the number of pixels within the blocks used to estimate motion vectors, whereas conventional methods limit the number of locations searched. Simulation results show that the performance of this method is very close to full search algorithm For subsampling factor of N, this approach can achieve approximately N/2 times of calculation with additional small overhead associated with address generator and temporary buffer. In addition, this architecture has about a half silicon area compared to Yang's architecture.

引用

页码：239 / 247

页数：9

共 50 条

[21] Subsampling-based modified Bayesian information criterion for large-scale stochastic block models [J].

Deng, Jiayi ;

Huang, Danyang ;

Chang, Xiangyu ;

Zhang, Bo .

ELECTRONIC JOURNAL OF STATISTICS, 2024, 18 (02) :4724-4766

[22] A novel hierarchical-search block matching algorithm and VLSI architecture considering the spatial complexity of the macroblock [J].

Han, TH ;

Hwang, SH .

IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1998, 44 (02) :337-342

[23] Cost effective VLSI architecture for full-search block-matching motion estimation algorithm [J].

The Hong Kong Univ of Science and, Technology, Kowloon, Hong Kong .

J VLSI Signal Process, 2-3 (225-240)

[24] A fast block-matching algorithm based on adaptive search area and its VLSI architecture for H.264/AVC [J].

Xi, Ying-Lai ;

Hao, Chong-Yang ;

Fan, Yang-Yu ;

Hu, Hong-Qi .

SIGNAL PROCESSING-IMAGE COMMUNICATION, 2006, 21 (08) :626-646

[25] VLSI architecture for MRF based stereo matching [J].

Park, Sungchan ;

Chen, Chao ;

Jeong, Hong .

EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION - PROCEEDINGS, 2007, 4599 :55-+

[26] SUBSAMPLING-BASED METHOD FOR TESTING CYCLOSTATIONARITY: APPLICATION TO BIOMECHANICAL SIGNALS [J].

Maiz, Sofiane ;

El Badaoui, Mohamed ;

Leskow, Jacek ;

Serviere, Christine .

2013 8TH INTERNATIONAL WORKSHOP ON SYSTEMS, SIGNAL PROCESSING AND THEIR APPLICATIONS (WOSSPA), 2013, :273-278

[27] A FPGA-based architecture for block matching motion estimation algorithm [J].

Rangan, Kasturi B. K. ;

Reddy, Manohar P. ;

Reddy, V. S. K. .

TENCON 2005 - 2005 IEEE REGION 10 CONFERENCE, VOLS 1-5, 2006, :1614-1618

[28] High throughput, scalable VLSI architecture for block matching motion estimation [J].

You, J ;

Lee, SU .

JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1998, 19 (01) :39-50

[29] An efficient VLSI architecture for full-search block matching algorithms [J].

Lee, CY ;

Lu, MC .

JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1997, 15 (03) :275-282

[30] An Efficient VLSI Architecture for Full-Search Block Matching Algorithms [J].

Chen-Yi Lee ;

Mei-Cheng Lu .

Journal of VLSI signal processing systems for signal, image and video technology, 1997, 15 :275-282

← 1 2 3 4 5 →