CMOS INTEGRATED-CIRCUIT RELIABILITY

被引:5
作者
SCHNABLE, GL
COMIZZOLI, RB
机构
关键词
D O I
10.1016/0026-2714(81)90544-8
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:33 / 50
页数:18
相关论文
共 156 条
[1]  
Abe T., 1979, Microelectronics Journal, V10, P31, DOI 10.1016/S0026-2692(79)80171-8
[2]  
ADLERSTEIN S, 1980, ELECTRON DES, V28, P109
[3]  
ADLERSTEIN S, 1980, ELECTRON DES, V28, P122
[4]   C-MOS-SOS LSI INPUT-OUTPUT PROTECTION NETWORKS [J].
AHLPORT, BT ;
CRICCHI, JR ;
BARTH, DA .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1978, 25 (08) :933-938
[5]   INFLUENCE OF DESIGN AND PROCESS PARAMETERS ON RELIABILITY OF CMOS INTEGRATED-CIRCUITS [J].
AITKEN, A ;
KUNG, P .
MICROELECTRONICS AND RELIABILITY, 1978, 17 (01) :201-210
[6]  
ALLAN R, 1980, ELECTRONICS, V53, P119
[7]   LOW-FIELD TIME-DEPENDENT DIELECTRIC INTEGRITY [J].
ANOLICK, ES ;
NELSON, GR .
IEEE TRANSACTIONS ON RELIABILITY, 1980, 29 (03) :217-221
[8]   MOS SEMICONDUCTOR RANDOM-ACCESS MEMORY FAILURE RATE [J].
ARSENAULT, JE ;
ROBERTS, DC .
MICROELECTRONICS AND RELIABILITY, 1979, 19 (1-2) :81-88
[9]  
BAILEY CM, 1978, P S PLASTIC ENCAPSUL, P97
[10]  
BATDORF HA, 1978, 16TH ANN P REL PHYS, P14