TEST POINT PLACEMENT TO SIMPLIFY FAULT DETECTION

被引：53
作者：
HAYES, JP
FRIEDMAN, AD
机构：
[1] UNIV SO CALIF, DEPT ELECT ENGN, LOS ANGELES, CA 90007 USA
[2] UNIV SO CALIF, COMP SCI PROGRAM, LOS ANGELES, CA USA
来源：
IEEE TRANSACTIONS ON COMPUTERS | 1974年 / C-23卷 / 07期
关键词：
D O I：
10.1109/T-C.1974.224021
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：727 / 735
页数：9
相关论文
共 6 条
[1]   ON FINDING A NEARLY MINIMAL SET OF FAULT DETECTION TESTS FOR COMBINATIONAL LOGIC NETS [J].
ARMSTRONG, DB .
IEEE TRANSACTIONS ON ELECTRONIC COMPUTERS, 1966, EC15 (01) :66-+
[2]  
GADDESS TG, 1969, R409 U ILL COORD SCI
[3]   REALIZATIONS OF BOOLEAN FUNCTIONS REQUIRING A MINIMAL OR NEAR-MINIMAL NUMBER OF TESTS [J].
HAYES, JP .
IEEE TRANSACTIONS ON COMPUTERS, 1971, C 20 (12) :1506-+
[4]   MODIFYING LOGIC NETWORKS TO IMPROVE THEIR DIAGNOSABILITY [J].
HAYES, JP .
IEEE TRANSACTIONS ON COMPUTERS, 1974, C 23 (01) :56-62
[5]   NAND MODEL FOR FAULT DIAGNOSIS IN COMBINATIONAL LOGIC NETWORKS [J].
HAYES, JP .
IEEE TRANSACTIONS ON COMPUTERS, 1971, C 20 (12) :1496-+
[6]   ENHANCING TESTABILITY OF LARGE-SCALE INTEGRATED-CIRCUITS VIA TEST POINTS AND ADDITIONAL LOGIC [J].
WILLIAMS, MJ ;
ANGELL, JB .
IEEE TRANSACTIONS ON COMPUTERS, 1973, C 22 (01) :46-60
1