共 50 条
- [42] Efficient exact two-level hazard-free logic minimization SEVENTH INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS, 2001, : 64 - 73
- [43] The hazard-free superscalar pipeline fast Fourier transform algorithm and architecture VLSI-SOC 2007: PROCEEDINGS OF THE 2007 IFIP WG 10.5 INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION, 2007, : 194 - 199
- [46] ASYNCHRONOUS AUTOMATA SYNTHESIS IN THE FORM OF 2-LEVEL HAZARD-FREE CIRCUITS AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1983, (05): : 54 - 62
- [47] Towards Hazard-Free Multiplexer Based Implementation of Self-Timed Circuits 27TH IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS (ASYNC 2021), 2021, : 17 - 24
- [49] A hazard-free majority voter for TMR-based fault tolerance in asynchronous circuits IDT 2007: SECOND INTERNATIONAL DESIGN AND TEST WORKSHOP, PROCEEDINGS, 2007, : 93 - +