THE DESIGN AND USE OF HAZARD-FREE SWITCHING NETWORKS

被引:55
|
作者
HUFFMAN, DA
机构
关键词
D O I
10.1145/320856.320866
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
引用
收藏
页码:47 / 62
页数:16
相关论文
共 50 条
  • [31] Output Hazard-Free Transition Delay Fault Test Generation
    Menon, Sreekumar
    Singh, Adit D.
    Agrawal, Vishwani
    2009 27TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2009, : 97 - +
  • [32] Hazard-free treatment and resource utilisation of electrolytic manganese residue: A review
    He, Shichao
    Jiang, Daoyan
    Hong, Minghao
    Liu, Zhihong
    Liu, Zhihong (zhliu@csu.edu.cn), 1600, Elsevier Ltd (306):
  • [33] Hazard-free self-timed design: Methodology and application to asynchronous routing in an heterogeneous parallel machine
    Senn, E
    Zavidovique, B
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1999, 22 (03): : 197 - 215
  • [34] Hazard-Free Self-Timed Design: Methodology and Application to Asynchronous Routing in an Heterogeneous Parallel Machine
    Eric Senn
    Bertrand Zavidovique
    Journal of VLSI signal processing systems for signal, image and video technology, 1999, 22 : 197 - 215
  • [35] An implicit method for hazard-free two-level logic minimization
    Theobald, M
    Nowick, SM
    ADVANCED RESEARCH IN ASYNCHRONOUS CIRCUITS AND SYSTEMS - FOURTH INTERNATIONAL SYMPOSIUM, 1998, : 58 - 69
  • [36] Synthesis of hazard-free customized CMOS complex-gate networks under multiple-input changes
    Kudva, P
    Gopalakrishnan, G
    Jacobson, H
    Nowick, SM
    33RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 1996, 1996, : 77 - 82
  • [37] The Hazard-Free Superscalar Pipeline Fast Fourier Transform Architecture and Algorithm
    Mohd, Bassam
    Swartzlander, Earl E., Jr.
    Aziz, Adnan
    VLSI-SOC: ADVANCED TOPICS ON SYSTEMS ON A CHIP, 2009, 291 : 227 - 248
  • [38] Hazard-free treatment and resource utilisation of electrolytic manganese residue: A review
    He, Shichao
    Jiang, Daoyan
    Hong, Minghao
    Liu, Zhihong
    JOURNAL OF CLEANER PRODUCTION, 2021, 306
  • [39] DEVELOPMENT OF A LOW-POWER, HAZARD-FREE T-GATE
    NERTINGER, H
    IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1982, 129 (04): : 165 - 168
  • [40] Output hazard-free transition tests for silicon calibrated scan based
    Singh, Adit D.
    Xu, Gefu
    24TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2006, : 349 - +