THE DESIGN AND USE OF HAZARD-FREE SWITCHING NETWORKS

被引：55
|
作者：
HUFFMAN, DA
机构：
来源：
JOURNAL OF THE ACM | 1957年 / 4卷 / 01期
关键词：
D O I：
10.1145/320856.320866
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：47 / 62
页数：16
相关论文
共 50 条
  • [21] A Hazard-Free Framework for Aerial Distribution of Pesticides on Agricultural Land
    Ali, Hazrat
    Zahir, Ali
    Khan, Shahid
    Ahmad, Naseer
    Fayyaz, Ahmad
    MEHRAN UNIVERSITY RESEARCH JOURNAL OF ENGINEERING AND TECHNOLOGY, 2020, 39 (03) : 548 - 553
  • [22] SPECIFICATION, SYNTHESIS, AND VERIFICATION OF HAZARD-FREE ASYNCHRONOUS CIRCUITS
    MOON, CW
    STEPHAN, PR
    BRAYTON, RK
    JOURNAL OF VLSI SIGNAL PROCESSING, 1994, 7 (1-2): : 85 - 100
  • [23] Measuring hazard-free improved shelter across the regions of India
    Sarif, Nawaj
    Kumar, A. H. Sruthi Anil
    Barman, Papai
    Rana, Md. Juel
    Saha, Sunil
    NATURAL HAZARDS, 2024, 120 (07) : 6533 - 6549
  • [24] Measuring hazard-free improved shelter across the regions of India
    Nawaj Sarif
    A. H. Sruthi Anil Kumar
    Papai Barman
    Md. Juel Rana
    Sunil Saha
    Natural Hazards, 2024, 120 : 6533 - 6549
  • [25] On hazard-free patterns for fine-delay fault testing
    Kruseman, B
    Majhi, AK
    Gronthoud, G
    Eichenberger, S
    INTERNATIONAL TEST CONFERENCE 2004, PROCEEDINGS, 2004, : 213 - 222
  • [26] Synthesis of hazard-free asynchronous circuits based on characteristic graph
    Chinese Inst of Technology and, Commerce, Taipei, Taiwan
    IEEE Trans Comput, (1246-1263):
  • [27] NECESSARY AND SUFFICIENT CONDITIONS FOR HAZARD-FREE ROBUST TRANSISTOR STUCK-OPEN-FAULT TESTABILITY IN MULTILEVEL NETWORKS
    BRYAN, MJ
    DEVADAS, S
    KEUTZER, K
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1992, 11 (06) : 800 - 803
  • [28] Ergo makeover - Intel Israel goes injury-free and hazard-free
    Morag, Ido
    INDUSTRIAL ENGINEER, 2006, 38 (07): : 32 - 36
  • [29] Synthesis of hazard-free asynchronous circuits based on characteristic graph
    Lin, KJ
    Kuo, CW
    Lin, CS
    IEEE TRANSACTIONS ON COMPUTERS, 1997, 46 (11) : 1246 - 1263
  • [30] SYNTHESIS OF HAZARD-FREE ASYNCHRONOUS CIRCUITS WITH BOUNDED WIRE DELAYS
    LAVAGNO, L
    KEUTZER, K
    SANGIOVANNIVINCENTELLI, AL
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1995, 14 (01) : 61 - 86
12345