A FAULT TOLERANT MASSIVELY PARALLEL PROCESSING ARCHITECTURE

被引:14
|
作者
BALASUBRAMANIAN, V
BANERJEE, P
机构
关键词
D O I
10.1016/0743-7315(87)90025-6
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
引用
收藏
页码:363 / 383
页数:21
相关论文
共 50 条
  • [1] A fault-tolerant hierarchical diagnostic network for massively parallel processing systems
    Choi, YH
    Kim, YS
    COMPUTERS & ELECTRICAL ENGINEERING, 1998, 24 (05) : 349 - 361
  • [2] A MASSIVELY-PARALLEL FAULT-TOLERANT ARCHITECTURE FOR TIME-CRITICAL COMPUTING
    AHMAD, I
    JOURNAL OF SUPERCOMPUTING, 1995, 9 (1-2): : 135 - 162
  • [3] On- Demand Fault-Tolerant Loop Processing on Massively Parallel Processor Arrays
    Tanase, Alexandru
    Witterauf, Michael
    Teich, Juergen
    Hannig, Frank
    Lari, Vahid
    PROCEEDINGS OF THE ASAP2015 2015 IEEE 26TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2015, : 194 - 201
  • [4] Massively parallel fault tolerant computations on syntactical patterns
    Kutrib, M
    Löwe, JT
    FUTURE GENERATION COMPUTER SYSTEMS, 2002, 18 (07) : 905 - 919
  • [5] A Fault Tolerant Implementation for a Massively Parallel Seismic Framework
    Kayum, Suha N.
    Alsalim, Hussain
    Tonellot, Thierry-Laurent
    Momin, Ali
    2020 IEEE HIGH PERFORMANCE EXTREME COMPUTING CONFERENCE (HPEC), 2020,
  • [6] Analysis of topologies of massively parallel processing architecture
    Chen, Yong
    Liu, Xinsong
    Su, Sen
    Dianzi Keji Daxue Xuebao/Journal of University of Electronic Science and Technology of China, 1994, 23 (06):
  • [7] Massively parallel heterogeneous VLSI architecture for MSIMD processing
    Nudd, G.R.
    Kerbyson, D.J.
    Atherton, T.J.
    Francis, N.D.
    Packwood, R.A.
    Vaudin, G.J.B.
    International Workshop on Algorithms and Parallel VLSI Architectures, 1991,
  • [8] A RISC CENTRAL PROCESSING UNIT FOR A MASSIVELY PARALLEL ARCHITECTURE
    CAPPELLO, F
    BECHENNEC, JL
    ETIEMBLE, D
    MICROPROCESSING AND MICROPROGRAMMING, 1990, 30 (1-5): : 33 - 39
  • [9] From massively parallel image processors to fault-tolerant nanocomputers
    Han, H
    Jonker, P
    PROCEEDINGS OF THE 17TH INTERNATIONAL CONFERENCE ON PATTERN RECOGNITION, VOL 3, 2004, : 2 - 7