DESIGN OF TEST SEQUENCES FOR VLSI SELF-TESTING USING LFSR

被引:10
作者
HOLLMANN, H
机构
[1] Philips Natuurkundig Laboratory, WY 2.58, Eindhoven
关键词
D O I
10.1109/18.52485
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Consider a shift register (SR) of length n and a collection of designated subsets of {0,1,…,n-1}. The problem is how to add feedback to the SR such that the resulting linear feedback shift register (LFSR) exercises (almost) exhaustively each of the designated subsets and is moreover of small period. Several previously known results for maximum length LFSR are extended to more general LFSR, and in particular a previously known algorithm is simplified and extended. Applications to the problems of VLSI self-testing are discussed and illustrated. © 1990 IEEE
引用
收藏
页码:386 / 392
页数:7
相关论文
共 14 条
[1]  
BARZILAI Z, 1983, IEEE T COMPUT, V32, P190, DOI 10.1109/TC.1983.1676202
[2]  
BERLEKAMP ER, 1968, ALGEBRAIC CODING THE
[3]   AN INEQUALITY IN BINARY VECTOR-SPACES [J].
BROUWER, AE .
DISCRETE MATHEMATICS, 1986, 59 (03) :315-317
[4]  
EICHELBERGER EB, 1977, 14TH P DES AUT C
[5]  
Golomb S. W., 1967, SHIFT REGISTER SEQUE
[6]  
Hall M., 1967, COMBINATORIAL THEORY
[7]   DESIGN OF UNIVERSAL TEST SEQUENCES FOR VLSI [J].
LEMPEL, A ;
COHN, M .
IEEE TRANSACTIONS ON INFORMATION THEORY, 1985, 31 (01) :10-17
[8]  
Macwilliams F. J., 1977, THEORY ERROR CORRECT
[9]  
MCCLUSKEY EJ, 1981, IEEE T COMPUT, V30, P866, DOI 10.1109/TC.1981.1675717
[10]  
MCWILLIAMS FJ, 1976, P IEEE, V64, P1715