DIGITAL NEURON MODEL USING DIGITAL PHASE-LOCKED LOOP

被引:0
|
作者
TOKUNAGA, M
SASASE, I
MORI, S
机构
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We propose a new type of the digital neuron model by using multi-input multilevel-quantized digital phase-locked loop (MM-DPLL), where the input is represented by the phase modulated signal. It is shown that this model has the characteristics of the neuron; spatial summation, temporal summation and thresholding. We applied our model to the pattern recognition and to the Hopefield type associative memory, in order to verify that the network by this model can operate properly. In the pattern recognition, we used the perceptron convergence procedure (delta rule), and confirm the possibility of learning by modifying the connection weights. In the associative memory, we confirm that the network can learn five digit patterns of the fundamental memories, and also can recall the correct pattern for the noisy input pattern.
引用
收藏
页码:615 / 621
页数:7
相关论文
共 50 条
  • [21] Phase synchronization using zero crossing sampling digital phase-locked loop
    Pavljasevic, S
    Dawson, F
    PCC-OSAKA 2002: PROCEEDINGS OF THE POWER CONVERSION CONFERENCE-OSAKA 2002, VOLS I - III, 2002, : 665 - 670
  • [22] Stable QPSK Demodulation Using a Digital Optical Phase-Locked Loop
    Fujii, Akihiro
    Shirazawa, Futoshi
    Kanda, Yoshiro
    Murai, Hitoshi
    IEEE PHOTONICS TECHNOLOGY LETTERS, 2014, 26 (18) : 1847 - 1850
  • [23] Narrowband digital phase-locked loop using delta operator filters
    Kauraniemi, J
    Vuori, J
    1997 IEEE 47TH VEHICULAR TECHNOLOGY CONFERENCE PROCEEDINGS, VOLS 1-3: TECHNOLOGY IN MOTION, 1997, : 1734 - 1737
  • [24] Verifying Global Convergence for a Digital Phase-Locked Loop
    Wei, Jijie
    Peng, Yan
    Yu, Ge
    Greenstreet, Mark
    2013 FORMAL METHODS IN COMPUTER-AIDED DESIGN (FMCAD), 2013, : 113 - 120
  • [25] Intelligent phase-locked loop for digital network synchronization
    Zhang, Qingnan
    Zhao, Xin
    Hsi-An Chiao Tung Ta Hsueh/Journal of Xi'an Jiaotong University, 1991, 25 (05): : 91 - 98
  • [26] A New Approach on Design of a Digital Phase-Locked Loop
    Ahn, Choon Ki
    Shi, Peng
    You, Sung Hyun
    IEEE SIGNAL PROCESSING LETTERS, 2016, 23 (05) : 600 - 604
  • [27] NEW DUAL DIGITAL PHASE-LOCKED LOOP.
    Yamasaki, Shoichiro
    Nakagawa, Masao
    Tsunogae, Toshio
    Electronics and Communications in Japan, Part I: Communications (English translation of Denshi Tsushin Gakkai Ronbunshi), 1986, 69 (05): : 67 - 74
  • [28] A digital phase-locked loop based LLRF system
    Fu, Xiaoliang
    Fong, Ken
    Yin, Zhiguo
    Zheng, Qiwen
    Au, Thomas
    NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2020, 962
  • [29] Modeling and Simulation of Digital Phase-Locked Loop in Simulink
    Parkaban, N.
    Robens, M.
    Grewing, C.
    Christ, V.
    Liebau, D.
    Muralidharan, P.
    Nielinger, D.
    Yegin, U.
    Zambanini, A.
    van Waasen, S.
    15TH INTERNATIONAL CONFERENCE ON SYNTHESIS, MODELING, ANALYSIS AND SIMULATION METHODS AND APPLICATIONS TO CIRCUIT DESIGN (SMACD 2018), 2018, : 121 - 124
  • [30] Fractional-order digital phase-locked loop
    El-Khazali, Reyad
    2007 14TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-4, 2007, : 963 - 966