Design of HDTV Subband Filterbanks Considering VLSI Implementation Constraints

被引:2
作者
Pestel, Ulrike [1 ]
Grueger, Klaus [1 ]
机构
[1] Univ Hannover, Inst Theoret Nachrichtentech & Informat Verarbeit, Hannover, Germany
关键词
D O I
10.1109/76.109142
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The design of a subband filterbank for encoding HDTV signals at 140 Mbit/s Is presented. Considering filter reconstruction errors, quantization errors, signal statistics and VLSI implementation constraints to the filter design, quadrature mirror filters; (QMF's) are found to be most appropriate. As a result, two-dimensional QMF's with 10 coefficients for vertical and 14 coefficients for horizontal filtering are proposed. A compact VLSI-Implementation Is possible by filter architectures utilizing the special features of QMF's. The timing constraints can be relaxed by the use of polyphase filter structures for decimation and interpolation. Utilization of the symmetry property of QMF's reduces the arithmetic hardware expense approximately by a factor of two. By taking advantage of the special VLSI architecture and optimization of the circuit technique, a one-chip realization for each, the analysis and synthesis filter-bank of the luminance components will be achieved in a 1-mu m CMOS technology. A second pair of filter-bank chips is required for the two chrominance components.
引用
收藏
页码:14 / 21
页数:8
相关论文
共 50 条
[41]   Hardware implementation of genetic algorithms for VLSI design [J].
Koonar, G ;
Areibi, S ;
Moussa, MA .
COMPUTER APPLICATIONS IN INDUSTRY AND ENGINEERING, 2002, :197-200
[42]   DESIGN AND IMPLEMENTATION OF A PROCEDURAL VLSI LAYOUT SYSTEM [J].
MATA, JM ;
VIJAYAN, G .
LECTURE NOTES IN COMPUTER SCIENCE, 1985, 206 :412-427
[43]   Design and Implementation of the Motion Compensation Module for HDTV Video Decoder [J].
王涛 ;
郑世宝 ;
邱琳 ;
王峰 .
JournalofShanghaiJiaotongUniversity(Science), 2006, (01) :1-8
[44]   Design and implementation of HDTV bit-stream construction unit [J].
Wang, Feng ;
Zhang, Wenjun ;
Ye, Wei .
Shuju Caiji Yu Chuli/Journal of Data Acquisition and Processing, 2002, 17 (04)
[45]   Design and implementation of multipattern generators in analog VLSI [J].
Kier, Ryan J. ;
Ames, Jeffrey C. ;
Beer, Randall D. ;
Harrison, Reid R. .
IEEE TRANSACTIONS ON NEURAL NETWORKS, 2006, 17 (04) :1025-1038
[46]   High throughput bandwidth optimized VLSI design for motion compensation in AVS HDTV decoder [J].
Kai Luo ;
Dong-xiao Li ;
Ming Zhang .
Journal of Zhejiang University-SCIENCE A, 2008, 9 :822-832
[47]   Design and implementation of twin transport stream demultiplexor in HDTV decoder [J].
Zhu, Zheng ;
Zhu, Mengyao ;
Wang, Lianghao ;
Luo, Kai ;
Huang, Zhijie ;
Zhang, Ming .
ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, :729-732
[48]   Design and implementation of HDTV encoder system with parallel processing architecture [J].
Xiong, HK ;
Yu, SY ;
Ye, W .
ICCS 2002: 8TH INTERNATIONAL CONFERENCE ON COMMUNICATIONS SYSTEMS, VOLS 1 AND 2, PROCEEDINGS, 2002, :722-726
[49]   Design and implementation of transport stream demultiplexer in HDTV decoder SoC [J].
Zhang, CR ;
Zheng, SB ;
Wang, F ;
Yuan, C .
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2005, 51 (02) :642-647
[50]   High throughput bandwidth optimized VLSI design for motion compensation in AVS HDTV decoder [J].
Luo, Kai ;
Li, Dong-xiao ;
Zhang, Ming .
JOURNAL OF ZHEJIANG UNIVERSITY-SCIENCE A, 2008, 9 (06) :822-832