Design of HDTV Subband Filterbanks Considering VLSI Implementation Constraints

被引:2
作者
Pestel, Ulrike [1 ]
Grueger, Klaus [1 ]
机构
[1] Univ Hannover, Inst Theoret Nachrichtentech & Informat Verarbeit, Hannover, Germany
关键词
D O I
10.1109/76.109142
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The design of a subband filterbank for encoding HDTV signals at 140 Mbit/s Is presented. Considering filter reconstruction errors, quantization errors, signal statistics and VLSI implementation constraints to the filter design, quadrature mirror filters; (QMF's) are found to be most appropriate. As a result, two-dimensional QMF's with 10 coefficients for vertical and 14 coefficients for horizontal filtering are proposed. A compact VLSI-Implementation Is possible by filter architectures utilizing the special features of QMF's. The timing constraints can be relaxed by the use of polyphase filter structures for decimation and interpolation. Utilization of the symmetry property of QMF's reduces the arithmetic hardware expense approximately by a factor of two. By taking advantage of the special VLSI architecture and optimization of the circuit technique, a one-chip realization for each, the analysis and synthesis filter-bank of the luminance components will be achieved in a 1-mu m CMOS technology. A second pair of filter-bank chips is required for the two chrominance components.
引用
收藏
页码:14 / 21
页数:8
相关论文
共 50 条
  • [31] A test implementation approach for VLSI testable design
    Du, J
    Zhao, YF
    Yu, LX
    [J]. 2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 2086 - 2089
  • [32] Design of a sensor protocol suite for VLSI implementation
    Hammel, Thomas
    Rich, Mark
    Graff, Charles J.
    [J]. MILCOM 2005 - 2005 IEEE MILITARY COMMUNICATIONS CONFERENCE, VOLS 1-5, 2005, : 2421 - 2426
  • [33] Design and implementation of VLSI fuzzy adaptive filters
    Espinosa, G
    Díaz-Méndez, A
    Pérez-Meana, H
    Alejos-Palomares, R
    [J]. 42ND MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1999, : 570 - 573
  • [34] VLSI DESIGN AND IMPLEMENTATION OF SYSTOLIC TREE QUEUES
    SAIT, SM
    KHALID, MAA
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 1995, 19 (03) : 139 - 146
  • [35] VLSI Design and Implementation of Homophonic Security System
    Sklavos, N.
    Kitsos, P.
    Koufopavlou, O.
    [J]. 2012 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2012, : 69 - 72
  • [36] VLSI design and implementation of WCDMA channel decoder
    Xu, YY
    Li, ZW
    Ruan, M
    Luo, HW
    Song, WT
    [J]. CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING 2001, VOLS I AND II, CONFERENCE PROCEEDINGS, 2001, : 241 - 245
  • [38] VLSI design and implementation of adaptive channel equalizer
    Ab-Rahman, A. A. H.
    Kamisian, I.
    Sha'ameri, A. Z.
    [J]. 2008 INTERNATIONAL CONFERENCE ON COMPUTER AND COMMUNICATION ENGINEERING, VOLS 1-3, 2008, : 1121 - 1124
  • [39] DESIGN AND VLSI IMPLEMENTATION OF AN ADDRESS GENERATION COPROCESSOR
    HULINA, PT
    CORAOR, LD
    KURIAN, L
    JOHN, E
    [J]. IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1995, 142 (02): : 145 - 151
  • [40] Design and. VLSI implementation of a security ASIP
    Lu, Ronghua
    Zeng, Xiaoyang
    Han, Jun
    Gu, Yehua
    Mai, Lang
    [J]. ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 866 - 869