Design of HDTV Subband Filterbanks Considering VLSI Implementation Constraints

被引:2
|
作者
Pestel, Ulrike [1 ]
Grueger, Klaus [1 ]
机构
[1] Univ Hannover, Inst Theoret Nachrichtentech & Informat Verarbeit, Hannover, Germany
关键词
D O I
10.1109/76.109142
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The design of a subband filterbank for encoding HDTV signals at 140 Mbit/s Is presented. Considering filter reconstruction errors, quantization errors, signal statistics and VLSI implementation constraints to the filter design, quadrature mirror filters; (QMF's) are found to be most appropriate. As a result, two-dimensional QMF's with 10 coefficients for vertical and 14 coefficients for horizontal filtering are proposed. A compact VLSI-Implementation Is possible by filter architectures utilizing the special features of QMF's. The timing constraints can be relaxed by the use of polyphase filter structures for decimation and interpolation. Utilization of the symmetry property of QMF's reduces the arithmetic hardware expense approximately by a factor of two. By taking advantage of the special VLSI architecture and optimization of the circuit technique, a one-chip realization for each, the analysis and synthesis filter-bank of the luminance components will be achieved in a 1-mu m CMOS technology. A second pair of filter-bank chips is required for the two chrominance components.
引用
收藏
页码:14 / 21
页数:8
相关论文
共 50 条
  • [11] Design and implementation of timing model in HDTV encoder
    Wang, F
    Zhang, WJ
    Yu, SY
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2002, 48 (04) : 908 - 912
  • [12] A high efficient simulation environment for HDTV video decoder in VLSI design
    Mao, X
    Wang, H
    Gong, HM
    Wang, W
    He, YL
    Lou, J
    Yu, L
    Yao, QD
    Pirsch, P
    VISUAL COMMUNICATIONS AND IMAGE PROCESSING 2002, PTS 1 AND 2, 2002, 4671 : 1006 - 1014
  • [13] Design and VLSI implementation of QMF banks
    Lu, CK
    Summerfield, S
    IEE PROCEEDINGS-VISION IMAGE AND SIGNAL PROCESSING, 2004, 151 (05): : 421 - 427
  • [14] DESIGN AND VLSI IMPLEMENTATION OF A SYSTOLIC CORRELATOR
    DEZAN, C
    GAUTRIN, E
    QUINTON, P
    ANNALES DES TELECOMMUNICATIONS-ANNALS OF TELECOMMUNICATIONS, 1991, 46 (1-2): : 69 - 77
  • [15] Design and implementation of a grand alliance HDTV receiver prototype
    Choi, K
    Jung, M
    Lee, W
    Cheun, K
    Won, K
    INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, 1997 DIGEST OF TECHNICAL PAPERS, 1997, : 362 - 363
  • [16] Design and implementation of an enhanced personal video recorder for HDTV
    Kim, E
    Son, H
    Kang, B
    ICCE: 2001 INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, DIGEST OF TECHNICAL PAPERS, 2001, : 316 - 317
  • [17] Design and implementation of the ATSC demonstration of HDTV at NAB'97
    Jones, G
    SMPTE JOURNAL, 1999, 108 (04): : 202 - 208
  • [18] Design and implementation of a Grand Alliance HDTV receiver prototype
    Choi, K
    Jung, M
    Lee, W
    Cheun, K
    Won, K
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1997, 43 (03) : 755 - 760
  • [19] Design and implementation of HDTV broadcasting system via satellite
    Kim, JH
    Lee, SI
    Jeon, HH
    Oh, DG
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1998, 44 (03) : 564 - 569
  • [20] Design and implementation of system control for the HDTV video decoder
    Liu, Jian
    Li, Hua
    Wang, Chengning
    Yu, Sile
    Dianzi Yu Xinxi Xuebao/Journal of Electronics and Information Technology, 2002, 24 (04):