RESISTLESS GOLD ELECTROPLATING OF CIRCUIT PATHS FOR BIPOLAR INTEGRATED-CIRCUITS

被引：0

作者：

GARCEAU, WJ ^{[1
]}

MCGRATH, RL ^{[1
]}

机构：

[1] WESTERN ELECT CO,READING,PA 19604

来源：

JOURNAL OF THE ELECTROCHEMICAL SOCIETY | 1980年 / 127卷 / 08期

关键词：

D O I：

暂无

中图分类号：

O646 [电化学、电解、磁化学];

学科分类号：

081704 ;

摘要：

引用

页码：C398 / C398

页数：1

共 50 条

[1] LATCHUP PATHS IN BIPOLAR INTEGRATED-CIRCUITS
BAZE, MP
JOHNSTON, AH
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1986, 33 (06) : 1499 - 1504
[2] PLATING BLOCKOUT DURING GOLD ELECTROPLATING OF HYBRID MICROWAVE INTEGRATED-CIRCUITS
REAGAN, J
QUTUB, O
PLATING AND SURFACE FINISHING, 1991, 78 (01): : 29 - 31
[3] MULTIPROJET CIRCUIT FOR FULL CUSTOM DESIGN OF BIPOLAR INTEGRATED-CIRCUITS
CHAPRON, C
ELRHARBI, S
ANNALES DES TELECOMMUNICATIONS-ANNALS OF TELECOMMUNICATIONS, 1991, 46 (9-10): : 550 - 552
[4] AUTOMATIC PLATING OF BIPOLAR INTEGRATED-CIRCUITS
STRAUTINS, J
LUPER, DC
OBERHOLTZER, BD
PCIHODA, WW
PLATING AND SURFACE FINISHING, 1982, 69 (11): : 45 - 45
[5] EPITAXIAL SILICON FOR BIPOLAR INTEGRATED-CIRCUITS
LIAW, HM
ROSE, J
FEJES, PL
SOLID STATE TECHNOLOGY, 1984, 27 (05) : 135 - 143
[6] HETEROJUNCTION BIPOLAR INTEGRATED-CIRCUITS TECHNOLOGY
DUBONCHEVALLIER, C
ALEXANDRE, F
CAQUOT, E
BON, M
JOURNAL DE PHYSIQUE III, 1991, 1 (04): : 569 - 579
[7] YIELD MODELING OF BIPOLAR INTEGRATED-CIRCUITS
MURRMANN, H
KRANZER, D
JAPANESE JOURNAL OF APPLIED PHYSICS, 1980, 19 : 169 - 173
[8] AUTOMATIC PLATING OF BIPOLAR INTEGRATED-CIRCUITS
LUPER, DC
OBERHOLTZER, BD
PCIHODA, WW
STRAUTINS, J
PLATING AND SURFACE FINISHING, 1984, 71 (01): : 48 - 52
[9] HARDNESS OF MOS AND BIPOLAR INTEGRATED-CIRCUITS
LONG, DM
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1980, 27 (06) : 1674 - 1679
[10] UNDERGRADUATE INSTRUCTION IN BIPOLAR INTEGRATED-CIRCUIT DESIGN AND FABRICATION USING MASTERSLICE INTEGRATED-CIRCUITS
CURRENT, KW
IEEE TRANSACTIONS ON EDUCATION, 1980, 23 (01) : 29 - 33

← 1 2 3 4 5 →