共 50 条
- [1] A power optimized decimator architecture for cascaded Sigma-Delta analog-to-digital converters ICECS 2003: PROCEEDINGS OF THE 2003 10TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2003, : 798 - 801
- [2] On Design of Efficient Comb Decimator with Improved Response for Sigma-Delta Analog-to-Digital Converters PROCEEDINGS OF THE 2009 2ND INTERNATIONAL CONGRESS ON IMAGE AND SIGNAL PROCESSING, VOLS 1-9, 2009, : 3912 - 3916
- [4] Implementation and analysis of power consumption for a power optimized decimator designed for cascaded sigma-delta A/D converters IEEE MWSCAS'06: PROCEEDINGS OF THE 2006 49TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, 2006, : 654 - +
- [7] A compensation technique for sigma-delta analog-to-digital converters IMTC/97 - IEEE INSTRUMENTATION & MEASUREMENT TECHNOLOGY CONFERENCE: SENSING, PROCESSING, NETWORKING, PROCEEDINGS VOLS 1 AND 2, 1997, : 1309 - 1312
- [8] Design of sigma-delta modulation analog-to-digital converters IEEE Journal of Solid-State Circuits, 1988, 23 (06): : 1298 - 1308
- [9] Modeling and characterization of sigma-delta analog-to-digital converters WHERE INSTRUMENTATION IS GOING - CONFERENCE PROCEEDINGS, VOLS 1 AND 2, 1998, : 96 - 100
- [10] Systematic design of sigma-delta analog-to-digital converters Analog Circuit Design: Sensor and Actuator Interface Electronics, Integrated High-Voltage Electronics and Power Management, Low-Power and High-Resolution ADC's, 2004, : 293 - 326