A DESIGN SYSTEM FOR ON-CHIP OVERSAMPLING A/D INTERFACES

被引:6
作者
MAR, MF [1 ]
BRODERSEN, RW [1 ]
机构
[1] UNIV CALIF BERKELEY,DEPT ELECT ENGN & COMP SCI,BERKELEY,CA 94720
关键词
CMOS INTEGRATED CIRCUITS; DESIGN SYSTEM; HIERARCHICAL DESIGN; MIXED ANALOG-DIGITAL CIRCUITS; OVERSAMPLING A/D CONVERTERS;
D O I
10.1109/92.406993
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
An integrated design system for the analysis, design, and implementation of on-chip A/D interfaces using oversampling A/D converters has been developed. The system unifies a diverse base of design knowledge required for mixed analog and digital circuits and covers the design process from specification to mask layout for a variety of configurations. A hierarchical design estimation approach was used to guide system development, allowing designers to quickly estimate performance at a high level of abstraction and to update these estimates as the design progresses, At lower levels of abstraction, architecture templates are used to encapsulate information about particular filter implementations and to simplify the design process, Designers use performance estimates to guide the design process and to make the critical decisions about the choice of algorithm and architecture. Accurate simulation models have been integrated into the design system to allow examination and verification, Results from a 14-b signal acquisition module are presented to illustrate use of the tools and the typical tradeoffs faced at different levels of abstraction. This system illustrates how various design automation techniques can be combined to provide better optimization for a complex system design and to shorten design cycles for custom converters to a matter of days.
引用
收藏
页码:345 / 354
页数:10
相关论文
共 42 条
[1]  
AGRAWAL BP, 1983, IEEE T COMMUN, V31, P361
[2]  
BERKCAN E, 1990, MAY P CUST INT CIRC
[3]   THE DESIGN OF SIGMA-DELTA MODULATION ANALOG-TO-DIGITAL CONVERTERS [J].
BOSER, BE ;
WOOLEY, BA .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1988, 23 (06) :1298-1308
[4]   A 50-MHZ MULTIBIT SIGMA-DELTA MODULATOR FOR 12-B 2-MHZ A/D CONVERSION [J].
BRANDT, BP .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (12) :1746-1756
[5]  
BRODERSEN RW, 1992, ANATOMY SILICON COMP
[6]  
BUCK J, 1991, 1991 P EUR SIM C COP
[7]  
BURSTEIN A, 1992, P ICC CHICAGO
[8]   USING TRIANGULARLY WEIGHTED INTERPOLATION TO GET 13-BIT PCM FROM A SIGMA-DELTA MODULATOR [J].
CANDY, JC ;
CHING, YC ;
ALEXANDER, DS .
IEEE TRANSACTIONS ON COMMUNICATIONS, 1976, 24 (11) :1268-1275
[9]   A HIGHER-ORDER TOPOLOGY FOR INTERPOLATIVE MODULATORS FOR OVERSAMPLING A/D CONVERTERS [J].
CHAO, KCH ;
NADEEM, S ;
LEE, WL ;
SODINI, CG .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1990, 37 (03) :309-318
[10]  
CHU CM, 1989, OCT P INT C COMP DES, P432