HARDWARE APPROACHES TO CACHE COHERENCE IN SHARED-MEMORY MULTIPROCESSORS .2.

被引：10
|
作者：
TOMASEVIC, M [1 ]
MILUTINOVIC, V [1 ]
机构：
[1] MICHAEL PUPIN INST, BELGRADE, YUGOSLAVIA
来源：
IEEE MICRO | 1994年 / 14卷 / 06期
关键词：
D O I：
10.1109/40.331392
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Improving performance and scalability in shared-memory multiprocessors requires an appropriate solution to the well-known cache coherence problem. Hardware schemes-highly convenient because of their transparency for software-offer fully dynamic solutions, with an ability to achieve high performance. In Part 1 of this two-part series, we discussed the principles of the two major groups of hardware protocols and summarized relevant representatives. Here, we also briefly consider the coherence problem in multilevel cache hierarchies and large-scale, shared-memory multiprocessors.
引用
收藏
页码：61 / 66
页数：6
相关论文
共 50 条
  • [31] SPECIAL ISSUE ON SHARED-MEMORY MULTIPROCESSORS
    YEW, PC
    WAH, BW
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1991, 12 (02) : 85 - 86
  • [32] Architectural trends for shared-memory multiprocessors
    Stenstrom, P
    THIRTIETH HAWAII INTERNATIONAL CONFERENCE ON SYSTEM SCIENCES, VOL 1: SOFTWARE TECHNOLOGY AND ARCHITECTURE, 1997, : 732 - 733
  • [33] An efficient tree cache coherence protocol for distributed shared memory multiprocessors
    Chang, YK
    Bhuyan, LN
    IEEE TRANSACTIONS ON COMPUTERS, 1999, 48 (03) : 352 - 360
  • [34] Hardware for speculative run-time parallelization in distributed shared-memory multiprocessors
    Zhang, Y
    Rauchwerger, L
    Torrellas, J
    1998 FOURTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 1998, : 162 - 173
  • [35] Evaluation of hardware-based stride and sequential prefetching in shared-memory multiprocessors
    Dahlgren, F
    Stenstrom, P
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1996, 7 (04) : 385 - 398
  • [36] Cachet: An adaptive cache coherence protocol for distributed shared-memory systems
    Shen, Xiaowei
    Arvind
    Rudolph, Larry
    Proceedings of the International Conference on Supercomputing, 1999, : 135 - 144
  • [37] PSCR: A coherence protocol for eliminating passive sharing in shared-bus shared-memory multiprocessors
    Giorgi, R
    Prete, CA
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1999, 10 (07) : 742 - 763
  • [38] A Novel Directory Based Hybrid Cache Coherence Protocol for Shared Memory Multiprocessors
    Asaduzzaman, Abu
    Chidella, Kishore K.
    2016 IEEE INTERNATIONAL SYMPOSIUM ON PHASED ARRAY SYSTEMS AND TECHNOLOGY (PAST), 2016,
  • [39] A PARALLEL LINKED LIST FOR SHARED-MEMORY MULTIPROCESSORS
    TANG, PY
    YEW, PC
    ZHU, CQ
    PROCEEDINGS : THE THIRTEENTH ANNUAL INTERNATIONAL COMPUTER SOFTWARE & APPLICATIONS CONFERENCE, 1989, : 130 - 135
  • [40] Parallelization of benchmarks for scalable shared-memory multiprocessors
    Paek, Y
    Navarro, A
    Zapata, E
    Padua, D
    1998 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, 1998, : 401 - 408
12345