ON BISTABLE BEHAVIOR AND OPEN-BASE BREAKDOWN OF BIPOLAR-TRANSISTORS IN THE AVALANCHE REGIME - MODELING AND APPLICATIONS

被引:38
作者
REISCH, M
机构
[1] Siemens AG, Central Research and Development Laboratories
关键词
D O I
10.1109/16.137320
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In the presence of carrier multiplication in the base collector diode the I(c)(I(b), V(ce)) characteristics of bipolar transistors show a bistable region of operation. This phenomenon is investigated experimentally and theoretically with the help of the extended Gummel/Poon model. Analysis of the output characteristics yields two breakdown voltages which mark the boundaries of the bistable regime on the V(ce) axis. A generalization of Miller's formula is used to model the decrease of the multiplication factor with increasing transfer current, required for proper description of the input characteristics in bistable regime. The input characteristics in the bistable regime are used for a discussion of a special BiCMOS SRAM cell that only employs two devices. Formulas for LO and HI level, as well as the switching point are derived and used for a discussion of power dissipation, area requirements, and noise immunity of the cell, as well as the effects of temperature variation, and device degradation. Bistable transistor operation can also be exploited for detection and switching of signals-this possibility is briefly discussed, focussing on threshold control and the realization of fast optically controlled switches.
引用
收藏
页码:1398 / 1409
页数:12
相关论文
共 15 条
[1]   BIPOLAR-TRANSISTOR MODELING OF AVALANCHE GENERATION FOR COMPUTER CIRCUIT SIMULATION [J].
DUTTON, RW .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1975, ED22 (06) :334-338
[2]  
Grove A S, 1967, PHYS TECHNOLOGY SEMI
[3]   AN INTEGRAL CHARGE CONTROL MODEL OF BIPOLAR TRANSISTORS [J].
GUMMEL, HK ;
POON, HC .
BELL SYSTEM TECHNICAL JOURNAL, 1970, 49 (05) :827-+
[4]   ALLOYED JUNCTION AVALANCHE TRANSISTORS [J].
MILLER, SL ;
EBERS, JJ .
BELL SYSTEM TECHNICAL JOURNAL, 1955, 34 (05) :883-902
[5]   IONIZATION RATES FOR HOLES AND ELECTRONS IN SILICON [J].
MILLER, SL .
PHYSICAL REVIEW, 1957, 105 (04) :1246-1249
[6]  
PHILLIPS AB, 1962, TRANSISTOR ENG
[7]   MODELING OF AVALANCHE EFFECT IN INTEGRAL CHARGE CONTROL MODEL [J].
POON, HC ;
MECKWOOD, JC .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1972, ED19 (01) :90-+
[8]   CARRIER MULTIPLICATION AND AVALANCHE BREAKDOWN IN SELF-ALIGNED BIPOLAR-TRANSISTORS [J].
REISCH, M .
SOLID-STATE ELECTRONICS, 1990, 33 (02) :189-197
[9]   CARRIER GENERATION AND RECOMBINATION IN P-N JUNCTIONS AND P-N JUNCTION CHARACTERISTICS [J].
SAH, CT ;
NOYCE, RN ;
SHOCKLEY, W .
PROCEEDINGS OF THE INSTITUTE OF RADIO ENGINEERS, 1957, 45 (09) :1228-1243
[10]  
Sakui K., 1988, International Electron Devices Meeting. Technical Digest (IEEE Cat. No.88CH2528-8), P44, DOI 10.1109/IEDM.1988.32746