共 40 条
[31]
Acceleration of Fractal Image Compression Using the Hardware-Software Co-Design Methodology
[J].
2009 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS,
2009,
:167-+
[33]
Efficient Implementation of QRD-RLS Algorithm using Hardware-Software Co-design
[J].
2009 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-5,
2009,
:2973-+
[34]
A Hardware/Software Co-Design of K-mer Counting Using a CAPI-Enabled FPGA
[J].
2020 30TH INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS (FPL),
2020,
:57-64
[35]
Real-Time Hardware/Software Co-Design of a Traffic Sign Recognition System Using Zynq FPGA
[J].
PROCEEDINGS OF 2016 11TH INTERNATIONAL DESIGN & TEST SYMPOSIUM (IDT),
2016,
:302-307
[36]
A Profile-Based Method for Hardware/Software Co-design Applied in Evolutionary Robotics Using Reconfigurable Computing
[J].
2010 IEEE ELECTRONICS, ROBOTICS AND AUTOMOTIVE MECHANICS CONFERENCE (CERMA 2010),
2010,
:463-468
[37]
Automated Hardware and Neural Network Architecture co-design of FPGA accelerators using multi-objective Neural Architecture Search
[J].
2020 IEEE 10TH INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE-BERLIN),
2020,
[38]
Real-time FPGA implementation of a secure chaos-based digital crypto-watermarking system in the DWT domain using co-design approach
[J].
Journal of Real-Time Image Processing,
2021, 18
:2009-2025
[39]
A hardware/software co-design approach to prototype 6G mobile applications inside the GNU Radio SDR Ecosystem using FPGA hardware accelerators
[J].
PROCEEDINGS OF THE 12TH INTERNATIONAL SYMPOSIUM ON HIGHLY EFFICIENT ACCELERATORS AND RECONFIGURABLE TECHNOLOGIES, HEART 2022,
2022,
:33-41