HW-SW CO-DESIGN OF MPSOC USING FGPA IP CORES

被引:0
作者
Nita, Iulian [1 ]
Zdru, Gabriel [1 ]
机构
[1] Univ Politehn Bucuresti, Dept Appl Elect & Informat Technol, Bucharest, Romania
来源
UNIVERSITY POLITEHNICA OF BUCHAREST SCIENTIFIC BULLETIN SERIES C-ELECTRICAL ENGINEERING AND COMPUTER SCIENCE | 2013年 / 75卷 / 01期
关键词
Multiprocessor System on Chip; FPGA; MicroBlaze; image filtering;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The new design technologies of multiprocessor systems on chip based on FPGAs and IP blocks, make possible the development of optimized devices in terms of performance, power consumption and cost. Flexibility offered by these new design tools allow design space exploration to search for the most effective implementations. Thus, in this paper, we performed a research on these technologies and we have proposed a hardware / software co-design model for developing applications on multiprocessor systems on chip based on FPGA IP cores. The experimental results were validated with an application for filtering images, implemented on a multiprocessor system using the development kit Xilinx XUP Virtex 5 and Xilinx EDK application software
引用
收藏
页码:135 / 150
页数:16
相关论文
共 40 条
[31]   Acceleration of Fractal Image Compression Using the Hardware-Software Co-Design Methodology [J].
Alvarado Nava, Oscar ;
Diaz Perez, Arturo .
2009 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS, 2009, :167-+
[32]   Hardware/Software Co-Design of an Accelerator for FV Homomorphic Encryption Scheme Using Karatsuba Algorithm [J].
Migliore, Vincent ;
Real, Maria Mendez ;
Lapotre, Vianney ;
Tisserand, Arnaud ;
Fontaine, Caroline ;
Gogniat, Guy .
IEEE TRANSACTIONS ON COMPUTERS, 2018, 67 (03) :335-347
[33]   Efficient Implementation of QRD-RLS Algorithm using Hardware-Software Co-design [J].
Lodha, Nupur ;
Rai, Nivesh ;
Krishnamurthy, Aarthy ;
Venkataraman, Hrishikesh .
2009 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-5, 2009, :2973-+
[34]   A Hardware/Software Co-Design of K-mer Counting Using a CAPI-Enabled FPGA [J].
Haghi, Abbas ;
Alvarez, Lluc ;
Polo, Jorda ;
Diamantopoulos, Dionysios ;
Hagleitner, Christoph ;
Moreto, Miquel .
2020 30TH INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS (FPL), 2020, :57-64
[35]   Real-Time Hardware/Software Co-Design of a Traffic Sign Recognition System Using Zynq FPGA [J].
Farhat, Wajdi ;
Faiedh, Hassene ;
Souani, Chokri ;
Besbes, Kamel .
PROCEEDINGS OF 2016 11TH INTERNATIONAL DESIGN & TEST SYMPOSIUM (IDT), 2016, :302-307
[36]   A Profile-Based Method for Hardware/Software Co-design Applied in Evolutionary Robotics Using Reconfigurable Computing [J].
Dias, Mauricio A. ;
Sales, Daniel O. ;
Osorio, Fernando S. .
2010 IEEE ELECTRONICS, ROBOTICS AND AUTOMOTIVE MECHANICS CONFERENCE (CERMA 2010), 2010, :463-468
[37]   Automated Hardware and Neural Network Architecture co-design of FPGA accelerators using multi-objective Neural Architecture Search [J].
Colangelo, Philip ;
Segal, Oren ;
Speicher, Alex ;
Margala, Martin .
2020 IEEE 10TH INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE-BERLIN), 2020,
[38]   Real-time FPGA implementation of a secure chaos-based digital crypto-watermarking system in the DWT domain using co-design approach [J].
Redouane Kaibou ;
Mohamed Salah Azzaz ;
Mustapha Benssalah ;
Djamel Teguig ;
Hocine Hamil ;
Amira Merah ;
Meriam Tinhinane Akrour .
Journal of Real-Time Image Processing, 2021, 18 :2009-2025
[39]   A hardware/software co-design approach to prototype 6G mobile applications inside the GNU Radio SDR Ecosystem using FPGA hardware accelerators [J].
Karle, Christian ;
Kreutzer, Marius ;
Pfau, Johannes ;
Becker, Jurgen .
PROCEEDINGS OF THE 12TH INTERNATIONAL SYMPOSIUM ON HIGHLY EFFICIENT ACCELERATORS AND RECONFIGURABLE TECHNOLOGIES, HEART 2022, 2022, :33-41
[40]   Real-time FPGA implementation of a secure chaos-based digital crypto-watermarking system in the DWT domain using co-design approach [J].
Kaibou, Redouane ;
Azzaz, Mohamed Salah ;
Benssalah, Mustapha ;
Teguig, Djamel ;
Hamil, Hocine ;
Merah, Amira ;
Akrour, Meriam Tinhinane .
JOURNAL OF REAL-TIME IMAGE PROCESSING, 2021, 18 (06) :2009-2025