HW-SW CO-DESIGN OF MPSOC USING FGPA IP CORES

被引：0

作者：

Nita, Iulian ^{[1
]}

Zdru, Gabriel ^{[1
]}

机构：

[1] Univ Politehn Bucuresti, Dept Appl Elect & Informat Technol, Bucharest, Romania

来源：

UNIVERSITY POLITEHNICA OF BUCHAREST SCIENTIFIC BULLETIN SERIES C-ELECTRICAL ENGINEERING AND COMPUTER SCIENCE | 2013年 / 75卷 / 01期

关键词：

Multiprocessor System on Chip; FPGA; MicroBlaze; image filtering;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The new design technologies of multiprocessor systems on chip based on FPGAs and IP blocks, make possible the development of optimized devices in terms of performance, power consumption and cost. Flexibility offered by these new design tools allow design space exploration to search for the most effective implementations. Thus, in this paper, we performed a research on these technologies and we have proposed a hardware / software co-design model for developing applications on multiprocessor systems on chip based on FPGA IP cores. The experimental results were validated with an application for filtering images, implemented on a multiprocessor system using the development kit Xilinx XUP Virtex 5 and Xilinx EDK application software

引用

页码：135 / 150

页数：16

共 40 条

[21] MUCH-SWIFT: A High-Throughput Multi-Core HW/SW Co-design K-means Clustering Architecture [J].

Kamali, Hadi Mardani ;

Sasan, Avesta .

PROCEEDINGS OF THE 2018 GREAT LAKES SYMPOSIUM ON VLSI (GLSVLSI'18), 2018, :459-462

[22] Integrated ISS and FPGA SoC HW/SW co-verification environment design [J].

Zhang, Xunying ;

Hui, Fei ;

Wang, Qiang ;

Shen, Xubang .

PROCEEDINGS OF THE 2008 12TH INTERNATIONAL CONFERENCE ON COMPUTER SUPPORTED COOPERATIVE WORK IN DESIGN, VOLS I AND II, 2008, :1071-1075

[23] Toward Efficient Co-Design of CNN Quantization and HW Architecture on FPGA Hybrid-Accelerator [J].

Zhang, Yiran ;

Li, Guiying ;

Yuan, Bo .

2024 INTERNATIONAL SYMPOSIUM OF ELECTRONICS DESIGN AUTOMATION, ISEDA 2024, 2024, :678-683

[24] Open-Source HW/SW Co-Simulation Using QEMU and GHDL for VHDL-Based SoC Design [J].

Biagetti, Giorgio ;

Falaschetti, Laura ;

Crippa, Paolo ;

Alessandrini, Michele ;

Turchetti, Claudio .

ELECTRONICS, 2023, 12 (18)

[25] Co-design of a TinyLLM using Programmable Logic and Software on an FPGA [J].

Muller, Michael ;

Tyshka, Alexander ;

Theisen, Max ;

Hanna, Darrin .

2024 IEEE 67TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, MWSCAS 2024, 2024, :253-257

[26] A Hardware/Software Co-Design System using reconfigurable computing technology [J].

Casselman, S ;

Schewel, J .

INTELLIGENT SYSTEMS IN DESIGN AND MANUFACTURING, 1998, 3517 :208-214

[27] Area and Power Analysis of AES using Hardware and Software Co-Design [J].

Deotare, Vilas V. ;

Padole, Dinesh V. ;

Wakode, Ashok S. .

2014 IEEE GLOBAL CONFERENCE ON WIRELESS COMPUTING AND NETWORKING (GCWCN), 2014, :194-198

[28] Artificial Neural Network and Accelerator Co-design using Evolutionary Algorithms [J].

Colangelo, Philip ;

Segal, Oren ;

Speicher, Alex ;

Margala, Martin .

2019 IEEE HIGH PERFORMANCE EXTREME COMPUTING CONFERENCE (HPEC), 2019,

[29] FPGA Implementation of Blokus Duo Player using Hardware/Software Co-Design [J].

Kojima, Akira .

PROCEEDINGS OF THE 2014 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), 2014, :378-381

[30] Hardware/Software Co-Design of a Traffic Sign Recognition System Using Zynq FPGAs [J].

Han, Yan ;

Virupakshappa, Kushal ;

Pinto, Esdras Vitor Silva ;

Oruklu, Erdal .

ELECTRONICS, 2015, 4 (04) :1062-1089

← 1 2 3 4 →