SSTL Based Power Efficient Implementation of DES Security Algorithm on 28nm FPGA

被引:3
|
作者
Pandey, Bishwajeet [1 ]
Thind, Vandana [1 ]
Sandhu, Simran Kaur [1 ]
Walia, Tamanna [1 ]
Sharma, Sumit [1 ]
机构
[1] Chitkara Univ Punjab, Chandigarh, India
来源
INTERNATIONAL JOURNAL OF SECURITY AND ITS APPLICATIONS | 2015年 / 9卷 / 07期
关键词
DES; 28nm FPGA; SSTL; WLAN frequencies; power dissipation; IOs power; Supply power; LUT; Global Clock Buffer;
D O I
10.14257/ijsia.2015.9.7.23
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In this particular work, we have done power dissipation analysis of DES algorithm, implemented on 28nm FPGA. We have used Xilinx ISE software development kit for all the observation done in this particular research work. Here, we have taken SSTL (Stub-Series Terminated Logic) as input-output standard. We have considered six subcategories of SSTL (i. e. SSTL135, SSTL135_R, SSTL15, SSTL15_R, SSTL18_I and SSTL18_II) for four different WLAN frequencies (i. e. 2.4GHz, 3.6GHz, 4.9GHz, and 5.9GHz). We have done analysis considering five basic powers i. e. clock power, logic power, signal power, IOs power, leakage power and total power. There is 50-60% reduction in power dissipation, which is possible with proper selection of the most energy efficient IO standards i. e. SSTL135_R among SSTL logic families.
引用
收藏
页码:267 / 273
页数:7
相关论文
共 23 条
  • [1] SSTL Based Thermal and Power Efficient RAM Design on 28nm FPGA for Spacecraft
    Kalia, Kartik
    Pandey, Bishwajeet
    Hussain, D. M. A.
    2016 INTERNATIONAL CONFERENCE ON SMART GRID AND CLEAN ENERGY TECHNOLOGIES (ICSGCE), 2016, : 313 - 317
  • [2] Power Dissipation Effects on 28nm FPGA-Based System on Chips Neutron Sensitivity
    Bruni, G.
    Rech, P.
    Tambara, L.
    Nazar, G. L.
    Kastensmidt, F. L.
    Reis, R.
    Paccagnella, A.
    2014 22ND INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2014,
  • [3] Application and Implementation of DES Algorithm Based on FPGA
    Zhao, Liuwei
    Zhang, Yanbin
    PROCEEDINGS OF THE 2016 6TH INTERNATIONAL CONFERENCE ON MANAGEMENT, EDUCATION, INFORMATION AND CONTROL (MEICI 2016), 2016, 135 : 715 - 719
  • [4] SSTL IO Standard Based Power Efficient Data Processing Device Design on FPGA
    Garg, Diya
    Sohal, Harsh
    Ahuja, Sachin
    PROCEEDINGS OF IEEE INTERNATIONAL CONFERENCE ON CIRCUIT, POWER AND COMPUTING TECHNOLOGIES (ICCPCT 2016), 2016,
  • [5] Stub-Series Terminated Logic Based Energy Efficient Devnagri Unicode Reader Design On 40nm And 28nm FPGA
    Sharma, Nisha
    Verma, Bhanisha
    Kaur, Amanpreet
    2015 1ST INTERNATIONAL CONFERENCE ON NEXT GENERATION COMPUTING TECHNOLOGIES (NGCT), 2015, : 462 - 465
  • [6] A Simplified FPGA Implementation Based on an Improved DES Algorithm
    Fu Li
    Pan Ming
    THIRD INTERNATIONAL CONFERENCE ON GENETIC AND EVOLUTIONARY COMPUTING, 2009, : 227 - 230
  • [7] SSTL I/O Standard Based Environment Friendly Energy Efficient ROM Design on FPGA
    Bansal, Meenakshi
    Bansal, Neha
    Saini, Rishita
    Pandey, Bishwajeet
    Kalra, Lakshay
    Hussain, D. M. Akbar
    3RD INTERNATIONAL SYMPOSIUM ON ENVIRONMENTAL FRIENDLY ENERGIES AND APPLICATIONS (EFEA 2014), 2014,
  • [8] Simulation of SSTL IO Standard Based Power Optimized Parallel Integrator Design on FPGA
    Das, T.
    Pandey, B.
    Kumar, T.
    Kumar, Parkash
    Kumar, Love
    2014 INTERNATIONAL CONFERENCE ON ROBOTICS AND EMERGING ALLIED TECHNOLOGIES IN ENGINEERING (ICREATE), 2014, : 1 - 5
  • [9] Simulation of Voltage Based Efficient Fire Sensor on FPGA Using SSTL IO Standards
    Kumar, T.
    Pandey, B.
    Das, T.
    Sweety
    Kumar, Parkash
    2014 INTERNATIONAL CONFERENCE ON ROBOTICS AND EMERGING ALLIED TECHNOLOGIES IN ENGINEERING (ICREATE), 2014, : 21 - 24
  • [10] Implementation of DES Encryption Arithmetic based on FPGA
    Liu, Cai-hong
    Ji, Jin-shui
    Liu, Zi-long
    2013 AASRI CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING AND SYSTEMS, 2013, 5 : 209 - 213