1 MU-M MOSFET VLSI TECHNOLOGY .2. DEVICE DESIGNS AND CHARACTERISTICS FOR HIGH-PERFORMANCE LOGIC APPLICATIONS

被引:41
|
作者
DENNARD, RH
GAENSSLEN, FH
WALKER, EJ
COOK, PW
机构
[1] IBM Thomas J. Watson Research Center, Yorktown Heights
关键词
D O I
10.1109/T-ED.1979.19431
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Micrometer-dimension n-channel silicon-gate MOSFET's optimized for high-performance logic applications have been designed and characterized for both room-temperature and liquid-nitrogen-tem-perature operation. Appropriate choices of design parameters are shown to give proper device thresholds which are reasonably independent of channel length and width. Depletion-type devices are characterized at room temperature for load device use. Logic performance capability is demonstrated by test results on NOR circuits for representative fanout and loading conditions. Unloaded ring oscillators achieved switching delays down to 240 Ps at room temperature and down to 100 Ps at liquid nitrogen temperature. Copyright © 1979 by The Institute of Electrical and Electronics Engineers, Inc.
引用
收藏
页码:325 / 333
页数:9
相关论文
共 50 条
  • [31] HIGH-PERFORMANCE AVALANCHE TRANSISTOR SWITCHOUT FOR EXTERNAL PULSE SELECTION AT 1.06 -MU-M
    DAVIS, SJ
    MURRAY, JE
    DOWNS, DC
    LOWDERMILK, WH
    APPLIED OPTICS, 1978, 17 (19): : 3184 - 3186
  • [32] Technology mapping for high-performance static CMOS and pass transistor logic designs
    Jiang, YB
    Sapatnekar, SS
    Bamji, C
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2001, 9 (05) : 577 - 589
  • [33] The impact of device footprint scaling on high-performance CMOS logic technology
    Deng, Jie
    Kim, Keunwoo
    Chuang, Ching-Te
    Wong, H.-S. Philip
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (05) : 1148 - 1155
  • [34] High Device Yield Carbon Nanotube NFETs for High-Performance Logic Applications
    Shahrjerdi, Davood
    Franklin, Aaron D.
    Oida, Satoshi
    Tulevski, George S.
    Han, Shu-Jen
    Hannon, James B.
    Haensch, Wilfried
    2011 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2011,
  • [35] A HIGH-PERFORMANCE 0.22-MU-M GATE CMOS TECHNOLOGY
    OKAZAKI, Y
    KOBAYASHI, T
    MIYAKE, M
    MATSUDA, T
    SAKUMA, K
    KAWAI, Y
    TAKAHASHI, M
    1989 SYMPOSIUM ON VLSI TECHNOLOGY: DIGEST OF TECHNICAL PAPERS, 1989, : 13 - 14
  • [36] HIGH-PERFORMANCE DEVICES FOR A 0.15-MU-M CMOS TECHNOLOGY
    SHAHIDI, GG
    WARNOCK, J
    FISCHER, S
    MCFARLAND, PA
    ACOVIC, A
    SUBBANNA, S
    GANIN, E
    CRABBE, E
    COMFORT, J
    SUN, JYC
    NING, TH
    DAVARI, B
    IEEE ELECTRON DEVICE LETTERS, 1993, 14 (10) : 466 - 468
  • [37] A high-density 6.9 sq mu embedded SRAM cell in a high-performance 0.25 mu m-generation CMOS logic technology
    Subbanna, S
    Agnello, P
    Crabbe, E
    Schulz, R
    Wu, S
    Tallman, K
    Saccamango, MJ
    Greco, S
    McGahay, V
    Allen, AJ
    Chen, B
    Cotler, T
    Eld, E
    Lasky, J
    Ng, H
    Ray, A
    Snare, J
    Su, L
    Sunderland, D
    Sun, J
    Davari, B
    IEDM - INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST 1996, 1996, : 275 - 278
  • [38] MOVPE GROWN HIGH-PERFORMANCE 0.25 MU-M ALGAAS/INGAAS/GAAS PSEUDOMORPHIC MODFETS
    THOMPSON, AG
    LEVY, HM
    MAO, BY
    MARTIN, G
    LEE, GY
    JOURNAL OF CRYSTAL GROWTH, 1991, 107 (1-4) : 921 - 925
  • [39] Gate Sizing and Device Technology Selection Algorithms for High-Performance Industrial Designs
    Ozdal, Muhammet Mustafa
    Burns, Steven
    Hu, Jiang
    2011 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2011, : 724 - 731
  • [40] A HIGH-PERFORMANCE 0.25-MU-M CMOS TECHNOLOGY .1. DESIGN AND CHARACTERIZATION
    CHANG, WH
    DAVARI, B
    WORDEMAN, MR
    TAUR, Y
    HSU, CCH
    RODRIGUEZ, MD
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1992, 39 (04) : 959 - 966