Performance Improvement of Montgomery Multiplier Architecture Using Pre-Computation and Unfolding Technique

被引:0
|
作者
Gajbhiye, Prafulani [1 ]
Joshi, Pankaj [1 ]
机构
[1] Ramdeobaba Coll Engn & Management, Dept Elect Engn, Nagpur, Maharashtra, India
来源
HELIX | 2018年 / 8卷 / 06期
关键词
Montgomery Multiplication; Delay Optimization; Pre-Computation; Unfolded Technique;
D O I
10.29042/2018-4433-4440
中图分类号
Q81 [生物工程学(生物技术)]; Q93 [微生物学];
学科分类号
071005 ; 0836 ; 090102 ; 100705 ;
摘要
The Modern era of information and communication technology demands security. It is a prime important parameter along with other features. Data encryption and decryption algorithms such as RSA and ECC are popularly used to get the desired level of security. Modular multiplication is the integral part of these algorithms. Montgomery Multiplication is most efficient algorithm for modular multiplication. The modulo multiplication is a slow process for large bit size computations for key size more than 512. The critical path delay in architecture affects the iteration delay and overall computation time of encryption and decryption. The slow ripples of the carries in the Montgomery multiplication are often replaced by the carry save architectures of additions. The paper optimizes this traditional approach using a novel combination of an unfolding algorithm and a pre-computation technique. A new architectureMM4_2 multiplier, which holds input and output in carry save format and consuming the smallest critical path, is also modified using unfolding approach. The novel approach improves the overall computation time by 37.89% and 34.68% for ASIC and FPGA implementations as compared to traditional carry save approach. Further, unfolding of MM42_Multiplier in resent architecture gives improvement of 10.98 % in ASIC and 31.24% in FPGA as compare to original MM42 multiplier architecture.
引用
收藏
页码:4433 / 4440
页数:8
相关论文
共 50 条
  • [1] Power efficient sequential multiplication using pre-computation
    Honarmand, N.
    Javaheri, M. R.
    Sedaghati-Mokhtari, N.
    Afzali-Kusha, A.
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 2709 - +
  • [2] Parallel and Improvement of Pre-computation Techinque for Approximation Shortest Distance Query
    Liu, Huimin
    Fu, Qiang
    Zhou, Yinghua
    2015 SEVENTH INTERNATIONAL SYMPOSIUM ON PARALLEL ARCHITECTURES, ALGORITHMS AND PROGRAMMING (PAAP), 2015, : 59 - 64
  • [3] An Efficient Pre-computation Technique for Approximation Distance Query in Road Networks
    Fu, Qiang
    Sun, Guangzhong
    Zhang, Zhong
    2013 IEEE 14TH INTERNATIONAL CONFERENCE ON MOBILE DATA MANAGEMENT (MDM 2013), VOL 2, 2013, : 131 - 135
  • [4] Efficient MCMC for Gibbs random fields using pre-computation
    Boland, Aidan
    Friel, Nial
    Maire, Florian
    ELECTRONIC JOURNAL OF STATISTICS, 2018, 12 (02): : 4138 - 4179
  • [5] Low Power Complex Multiplication using Pre-computation Technique For FFT Algorithm in Wearable ECG Gadgets
    Joshi, Pankaj U.
    Lande, Vipul S.
    BIOSCIENCE BIOTECHNOLOGY RESEARCH COMMUNICATIONS, 2020, 13 (14): : 410 - 414
  • [6] A scalable architecture of high-performance Montgomery multiplier for design reuse
    Chen, HH
    Sun, YH
    Bai, GQ
    2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 1251 - 1255
  • [7] Design of Low Power Montgomery Multiplier Using Clock Technique
    Khanam, Ruqaiya
    Khan, Ramsha
    Parashar, Pragati
    ADVANCES IN BIOINFORMATICS, MULTIMEDIA, AND ELECTRONICS CIRCUITS AND SIGNALS, 2020, 1064 : 1 - 13
  • [8] Efficient cardiac segmentation using random walk with pre-computation and intensity prior model
    Faragallah, Osama S.
    Abdel-Aziz, Ghada
    Kelash, Hamdy M.
    APPLIED SOFT COMPUTING, 2017, 61 : 427 - 446
  • [9] High Performance, Low Power Architecture of 5-stage FIR Filter using Modified Montgomery Multiplier
    Thanmai, T.
    Ravindra, J. V. R.
    2020 25TH INTERNATIONAL CONFERENCE ON APPLIED ELECTRONICS (AE), 2020, : 163 - 167
  • [10] Power efficient viterbi decoder based on pre-computation technique for portable digital multimedia broadcasting receiver
    Kim, Dong-Sun
    Lee, Seung-Yerl
    Wang, Kyu-Yeul
    Hwang, Jong-Hee
    Chung, Duck-Jin
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2007, 53 (02) : 350 - 356