This paper describes an efficient algorithm for generating large combinational circuits (ca. 10(5)-10(6) gates). The method has been applied to construct networks for testing the performance of new VLSI chip fabrication processes and as a means of producing testbeds for assessing the average performance of digital simulation systems.