AN ALGORITHM TO GENERATE RANDOM LARGE COMBINATIONAL-CIRCUITS

被引：0

作者：

CHARLTON, CC

DUNNE, PE

HALEWOOD, K

LENG, PH

机构：

来源：

COMPUTER JOURNAL | 1993年 / 36卷 / 02期

关键词：

D O I：

10.1093/comjnl/36.2.200

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper describes an efficient algorithm for generating large combinational circuits (ca. 10(5)-10(6) gates). The method has been applied to construct networks for testing the performance of new VLSI chip fabrication processes and as a means of producing testbeds for assessing the average performance of digital simulation systems.

引用

页码：200 / 206

页数：7

共 50 条

[1] COMPACTEST - A METHOD TO GENERATE COMPACT TEST SETS FOR COMBINATIONAL-CIRCUITS
POMERANZ, I
REDDY, LN
REDDY, SM
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1993, 12 (07) : 1040 - 1049
[2] ON RANDOM TESTING FOR COMBINATIONAL-CIRCUITS WITH A HIGH MEASURE OF CONFIDENCE
DAS, SR
JONE, WB
IEEE TRANSACTIONS ON SYSTEMS MAN AND CYBERNETICS, 1992, 22 (04): : 748 - 754
[3] BONY: An algorithm to generate large synthetic combinational benchmark circuits
Talukdar, Priyankar
2015 19TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2015,
[4] GRAPHICAL REPRESENTATION OF COMBINATIONAL-CIRCUITS
ZAKREVSKIJ, AD
AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1990, (06): : 59 - 65
[5] STUDYING THE CONTROLLABILITY OF COMBINATIONAL-CIRCUITS
SKOBELEV, VG
AUTOMATION AND REMOTE CONTROL, 1988, 49 (01) : 109 - 113
[6] ANALYSIS OF CYCLIC COMBINATIONAL-CIRCUITS
MALIK, S
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1994, 13 (07) : 950 - 956
[7] RING TESTING OF COMBINATIONAL-CIRCUITS
LITIKOV, IP
AUTOMATION AND REMOTE CONTROL, 1983, 44 (07) : 949 - 955
[8] IDENTIFICATION OF UNDETECTABLE FAULTS IN COMBINATIONAL-CIRCUITS
HARIHARA, M
MENON, PR
PROCEEDINGS - IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN : VLSI IN COMPUTERS & PROCESSORS, 1989, : 290 - 293
[9] ON DELAY FAULT TESTING IN COMBINATIONAL-CIRCUITS
ANTREICH, KJ
FUCHS, K
FINK, F
FREQUENZ, 1990, 44 (3-4) : 103 - 111
[10] ANALYSIS OF SIGNATURE TESTABILITY OF COMBINATIONAL-CIRCUITS
DJACHENKO, ON
AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1990, (05): : 85 - 89

← 1 2 3 4 5 →