Verification of power losses in the gate circuit in selected MOSFET transistors based on Si and SiC

被引：1
|
作者：
Przybyla, Krzysztof [1 ]
机构：
[1] Politech Slaska, Katedra Energoelekt Napedu Elektrycznego & Roboty, Ul Boleslawa Krzywoustego 2, PL-44100 Gliwice, Poland
来源：
PRZEGLAD ELEKTROTECHNICZNY | 2018年 / 94卷 / 01期
关键词：
power losses; MOSFET; gate circuit; SiC;
D O I：
10.15199/48.2018.01.33
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Measurement results of power losses in the gate circuit in Si: APT5010JFLL, IXFN44N80P and SiC: APT40SM120J MOSFET transistors are presented in the paper. Measurements were taken in class DE inverter configuration in frequency range from 275 kHz to 525 kHz and with inverter supply voltage E=0 V and E=300 V. The article contains also the comparison of evaluated power loss values, based on datasheets, with laboratory results.
引用
收藏
页码：129 / 132
页数：4
相关论文
共 50 条
  • [31] New reliability model for power SiC MOSFET technologies under static and dynamic gate stress
    Zerarka, M.
    Rustichell, V.
    Perrotin, O.
    Reynes, J. M.
    Tremouilles, D.
    Azzopardi, S.
    Serre, A.
    Bergeret, F.
    Allirand, L.
    Coccetti, F.
    MICROELECTRONICS RELIABILITY, 2023, 150
  • [32] 3.3kV Power Module for Electric Distribution Equipment with SiC Trench Gate MOSFET
    Takayanagi, R.
    Taniguchi, K.
    Hoya, M.
    Kanai, N.
    Tsuji, T.
    Hori, M.
    Ikeda, Y.
    Maruyama, K.
    Kawamura, I.
    2019 INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING (ICEP 2019), 2019, : 83 - 87
  • [33] First Demonstration of a Monolithic SiC Power IC Integrating a Vertical MOSFET with a CMOS Gate Buffer
    Okamoto, Mitsuo
    Yao, Atsushi
    Sato, Hiroshi
    Harada, Shinsuke
    2021 33RD INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS (ISPSD), 2021, : 71 - 74
  • [34] Characteristics of a 1200 V Hybrid Power Switch Comprising a Si IGBT and a SiC MOSFET
    Sheikhan, Alireza
    Narayanan, E. M. Sankara
    MICROMACHINES, 2024, 15 (11)
  • [35] Low Voltage Trench-Gate MOSFET Power Losses Optimization in Synchronous Buck Converter Applications
    Armando, E.
    Musumeci, S.
    Fusillo, F.
    Scrimizzi, F.
    2019 21ST EUROPEAN CONFERENCE ON POWER ELECTRONICS AND APPLICATIONS (EPE '19 ECCE EUROPE), 2019,
  • [36] Gate Control Optimization of Si/SiC Hybrid Switch for Junction Temperature Balance and Power Loss Reduction
    Wang, Jun
    Li, Zongjian
    Jiang, Xi
    Zeng, Cheng
    Shen, Z. John
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2019, 34 (02) : 1744 - 1754
  • [37] High Power Three-level Rectifier Comprising SiC MOSFET & Si Diode Hybrid Power Stage
    Li, Chushan
    Lei, Jintao
    Guan, Qingxin
    Zhang, Yu
    Wang, Shuai
    Xu, David
    THIRTY-THIRD ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION (APEC 2018), 2018, : 1 - 7
  • [38] Evaluation of switching performance of Si, SiC and GaN power transistors within ZVS mode
    Frivaldsky, Michal
    Pipiska, Michal
    Sojka, Peter
    2019 19TH INTERNATIONAL CONFERENCE ON ELECTRICAL DRIVES & POWER ELECTRONICS (EDPE), 2019, : 30 - 35
  • [39] Quasi-Flying Gate Concept Used for Short-Circuit Detection on SiC Power MOSFETs Based on a Dual-Port Gate Driver
    Picot-Digoix, Mathis
    Richardeau, Frederic
    Blaquiere, Jean-Marc
    Vinnac, Sebastien
    Azzopardi, Stephane
    Le, Thanh-Long
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2023, 38 (06) : 6934 - 6938
  • [40] Active Gate Driver for Improving Current Sharing Performance of Paralleled High-Power SiC MOSFET Modules
    Wen, Yang
    Yang, Yuan
    Gao, Yong
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2021, 36 (02) : 1491 - 1505
12345