PARASITIC COMPENSATED SWITCHED CAPACITOR CIRCUITS

被引:33
作者
FLEISCHER, PE
GANESAN, A
LAKER, KR
机构
关键词
D O I
10.1049/el:19810648
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:929 / 931
页数:3
相关论文
共 7 条
[1]   AN NMOS ANALOG BUILDING BLOCK FOR TELECOMMUNICATION APPLICATIONS [J].
FLEISCHER, PE ;
LAKER, KR ;
MARSH, DG ;
BALLANTYNE, JP ;
YIANNOULOS, AA ;
FRASER, DL .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1980, 27 (06) :552-559
[2]   FAMILY OF ACTIVE SWITCHED CAPACITOR BIQUAD BUILDING-BLOCKS [J].
FLEISCHER, PE ;
LAKER, KR .
BELL SYSTEM TECHNICAL JOURNAL, 1979, 58 (10) :2235-2269
[3]  
GRAY PR, 1981, ANALOG MOS INTEGRATE
[4]  
LAKER KR, 1981 P IEEE ISCAS, P423
[5]   A SINGLE-CHIP CMOS PCM CODEC WITH FILTERS [J].
MARSH, DG ;
AHUJA, BK ;
MISAWA, T ;
DWARAKANATH, MR ;
FLEISCHER, PE ;
SAARI, VR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1981, 16 (04) :308-315
[6]   IMPROVED CIRCUITS FOR THE REALIZATION OF SWITCHED-CAPACITOR FILTERS [J].
MARTIN, K .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1980, 27 (04) :237-244
[7]  
WHITE BJ, 1979, ISSCC, P36