共 50 条
- [25] FORMAL LOGIC SYNTHESIS FOR PROGRAMMABLE LOGIC ARRAY ELECTRONIC ENGINEERING, 1976, 48 (583): : 53 - 56
- [26] Fiber Array Unit with Reduced Clad Fibers for High-Density Fiber-Chip Coupling 2019 IEEE CPMT SYMPOSIUM JAPAN (ICSJ), 2019, : 59 - 62
- [27] HIGH-DENSITY CHIP CARRIERS COMPETE WITH DIPS ELECTRONIC PRODUCTS MAGAZINE, 1980, 23 (06): : 27 - 32
- [28] CHIP CARRIERS AS A MEANS FOR HIGH-DENSITY PACKAGING IEEE TRANSACTIONS ON COMPONENTS HYBRIDS AND MANUFACTURING TECHNOLOGY, 1978, 1 (03): : 297 - 304