Design and Evaluation of Novel Effective Montgomery Modular Multiplication Architecture

被引:1
作者
Moayedi, Maryam [1 ]
Rezai, Abdalhossein [2 ]
机构
[1] ACECR Inst Higher Educ, Isfahan Banch, Esfahan 84175443, Iran
[2] ACECR, IUT Branch, Esfahan, Iran
来源
INTERNATIONAL JOURNAL OF SECURITY AND ITS APPLICATIONS | 2016年 / 10卷 / 10期
关键词
Security; modular multiplication architecture; FPGA; parallel computation; compact SD;
D O I
10.14257/ijsia.2016.10.10.24
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Secure communication is a challenging issue in modern industries and critical infrastructures. The core technology used for securing the communication is cryptography. Modular multiplication is an important operation in cryptosystems. This paper investigates a novel modular multiplication algorithm and architecture. In the proposed algorithm and architecture, the parallel architecture and compact SD technique are utilized to improve the performance of modular multiplication operation and cryptosystems. The proposed architecture is implemented on Xilinx Virtex 5 FPGA. The complexity analysis results and FPGA implementation results show that the proposed modular multiplication algorithm and architecture provide improvement on the total computation time and areaxtime complexity compared to other modified modular multiplication algorithms and architectures.
引用
收藏
页码:261 / 270
页数:10
相关论文
共 30 条
[1]  
Aris A., 2011, Proceedings of the 2011 14th Euromicro Conference on Digital System Design. Architectures, Methods and Tools. (DSD 2011), P434, DOI 10.1109/DSD.2011.60
[2]   High-radix montgomery modular exponentiation on reconfigurable hardware [J].
Blum, T ;
Paar, C .
IEEE TRANSACTIONS ON COMPUTERS, 2001, 50 (07) :759-764
[3]   Efficient Secure Group Communications for SCADA [J].
Choi, Donghyun ;
Lee, Sungjin ;
Won, Dongho ;
Kim, Seungjoo .
IEEE TRANSACTIONS ON POWER DELIVERY, 2010, 25 (02) :714-722
[4]   A new RSA encryption architecture and hardware implementation based on optimized Montgomery multiplication [J].
Fournaris, AP ;
Koufopavlou, O .
2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, :4645-4648
[5]  
Fournaris AP, 2010, IEEE INT SYMP CIRC S, P1875, DOI 10.1109/ISCAS.2010.5537879
[6]   New Hardware Architectures for Montgomery Modular Multiplication Algorithm [J].
Huang, Miaoqing ;
Gaj, Kris ;
El-Ghazawi, Tarek .
IEEE TRANSACTIONS ON COMPUTERS, 2011, 60 (07) :923-936
[7]  
Khalilian R., 2013, ADV SCI TECH LETT, V64, P43
[8]  
Khalilian R., 2013, ISA T, V52, P517
[9]  
Kornerup P., 1993, Proceedings. 11th Symposium on Computer Arithmetic (Cat. No.93CH3324-1), P277, DOI 10.1109/ARITH.1993.378082
[10]  
Montgomery P, 1985, MATH COMPUT, V170, P44