共 50 条
- [32] FULLY SELF-ALIGNED AMORPHOUS-SILICON MOS-TRANSISTORS JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS, 1986, 25 (09): : L755 - L757
- [35] Mask Cost Reduction with Circuit Performance Consideration for Self-Aligned Double Patterning 2011 16TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2011,
- [36] A high density self-aligned 4-mask planar VDMOS process ISPSD '96 - 8TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS, PROCEEDINGS, 1996, : 243 - 246
- [37] Self-aligned polysilicon MEMs-reduced mask count surface micromachining MICROMACHINED DEVICES AND COMPONENTS IV, 1998, 3514 : 316 - 321