DESIGN AND APPLICATION OF A DIGITALLY CONTROLLED PLATED-WIRE SWITCHING WINDOW DISPLAY SYSTEM

被引：0

|

作者：

MURRAY, GW

KAUFMAN, B

机构：

来源：

IEEE TRANSACTIONS ON MAGNETICS | 1969年 / MAG5卷 / 03期

关键词：

D O I：

10.1109/TMAG.1969.1066622

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

收藏

页码：663 / &

相关论文

共 50 条

[1] DESIGN CONSIDERATIONS FOR A PLATED-WIRE MEMORY
LOTSCH, HKV
IEEE TRANSACTIONS ON MAGNETICS, 1969, MAG5 (03) : 312 - &
[2] DESIGN OF SMALL PLATED-WIRE MEMORIES WITH HIGH RELIABILITY
SATO, W
MIYOSHI, T
MORI, N
KUBO, T
KOBAYASH.H
NEC RESEARCH & DEVELOPMENT, 1972, (26): : 122 - +
[3] HIGH-SPEED PLATED-WIRE MEMORY SYSTEM
WAABEN, S
IEEE TRANSACTIONS ON ELECTRONIC COMPUTERS, 1967, EC16 (03): : 335 - +
[4] DESIGN OF A 1.5-MILLION-BIT PLATED-WIRE MEMORY
FEDDE, GA
JOURNAL OF APPLIED PHYSICS, 1966, 37 (03) : 1373 - &
[5] MAGNETIC-FIELD DESIGN CONSIDERATIONS FOR A PLATED-WIRE MEMORY
LOTSCH, HKV
IEEE TRANSACTIONS ON COMPUTERS, 1969, C 18 (10) : 894 - &
[6] HIGH-SPEED DRO PLATED-WIRE MEMORY SYSTEM
FINCH, TR
WAABEN, S
IEEE TRANSACTIONS ON MAGNETICS, 1966, MAG2 (03) : 529 - &
[7] MATHEMATICAL MODEL FOR EFFICIENT DESIGN OF A PLATED-WIRE MEMORY CELL
MCCARY, RO
BARBER, WD
IEEE TRANSACTIONS ON MAGNETICS, 1971, MAG7 (03) : 622 - &
[8] A 16-MBIT RANDOM-ACCESS PLATED-WIRE MEMORY SYSTEM
SMALE, BG
IEEE TRANSACTIONS ON MAGNETICS, 1969, MAG5 (03) : 428 - &
[9] AN 80-NS PLATED-WIRE STORE FOR A TIME COMPRESSION MULTIPLEX TRANSMISSION SYSTEM
HEIGHTLE.JD
PERNESKI, AJ
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1968, SC 3 (01) : 41 - &
[10] HIGH-SPEED INTERLACED DRO AND NDRO OPERATION OF A PLATED-WIRE MEMORY SYSTEM
FINCH, TR
WAABEN, S
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1968, SC 3 (01) : 41 - &

← 1 2 3 4 5 →