PERFORMANCE EVALUATION OF INPUT-BUFFERED REPLICATED BANYAN NETWORKS

被引:7
|
作者
CORAZZA, G
RAFFAELLI, C
机构
[1] Dipartimento di Electronica, Informatica e Sistemistica, Universita di Bologna, Bologna, V. le Risorgimento, 2
关键词
D O I
10.1109/26.231906
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Input-buffered replicated networks are here considered for broadband switching applications. They are characterized by many design parameters such as the replication factor R, the traffic management policy and input buffer location and length. To show the influence of these parameters on switching performance an analytical model has been defined based on a Markov chain representation of the input buffer and suitable for application to input buffered architecture having different routing network choices. The results, expressed in terms of throughput, packet delay and packet loss probability, outline the performance improvements with respect to other well-known networks with input buffers, such as banyan and crossbar, reached through the flexibility offered by this architectural solution.
引用
收藏
页码:841 / 845
页数:5
相关论文
共 50 条
  • [41] An analytical model for input-buffered optical packet switches with reconfiguration overhead
    Kuan-Hung Chou
    Woei Lin
    Photonic Network Communications, 2011, 22 : 209 - 220
  • [42] A new packet scheduling algorithm for input-buffered multicast packet switches
    Liu, NH
    Yeung, KL
    GLOBECOM 97 - IEEE GLOBAL TELECOMMUNICATIONS CONFERENCE, CONFERENCE RECORD, VOLS 1-3, 1997, : 1695 - 1699
  • [43] Algorithms for providing bandwidth and delay guarantees in input-buffered crossbars with speedup
    Charny, A
    Krishna, P
    Patel, N
    Simcoe, R
    1998 SIXTH INTERNATIONAL WORKSHOP ON QUALITY OF SERVICE (IWQOS '98), 1998, : 235 - 244
  • [44] Researches on window access schemes for input-buffered ATM switching fabrics
    Liu, Yashe
    Liu, Zengji
    Hu, Zheng
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 1998, 26 (01): : 38 - 42
  • [45] Throughput analysis for input-buffered ATM switches with multiple FIFO queues per input port
    Yeung, KL
    Hai, S
    ELECTRONICS LETTERS, 1997, 33 (19) : 1604 - 1606
  • [46] Analytical model for output-buffered Banyan networks
    Chan, KS
    Chan, S
    Ko, KT
    ELECTRONICS LETTERS, 1999, 35 (05) : 372 - 373
  • [47] Traffic scheduling solutions with QoS support for an input-buffered MultiMedia Router
    Caminero, B
    Carrión, C
    Quiles, FJ
    Duato, J
    Yalamanchili, S
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2005, 16 (11) : 1009 - 1021
  • [48] Matrix Unit Cell Scheduler (MUCS) for Input-Buffered ATM Switches
    Duan, Haoran
    Lockwood, John W.
    Kang, Sung Mo
    IEEE COMMUNICATIONS LETTERS, 1998, 2 (01) : 20 - 23
  • [49] An analytical model for input-buffered optical packet switches with reconfiguration overhead
    Chou, Kuan-Hung
    Lin, Woei
    PHOTONIC NETWORK COMMUNICATIONS, 2011, 22 (03) : 209 - 220
  • [50] A multi-VC shared prefetch structure for input-buffered switch
    Zhang, He-Ying
    Wang, Ke-Fei
    Liu, Lu
    Xiao, Li-Quan
    Hunan Daxue Xuebao/Journal of Hunan University Natural Sciences, 2013, 40 (11 SUPPL.): : 105 - 111