A HARDWARE IMPLEMENTATION OF AN AUTOREGRESSIVE ALGORITHM

被引：1
|
作者：
SMITH, MR
SMIT, TJ
NICHOLS, SW
NICHOLS, ST
ORBAY, H
CAMPBELL, K
机构：
[1] Dept. of Elect. Eng., Calgary Univ., Alta.
来源：
MEASUREMENT SCIENCE AND TECHNOLOGY | 1990年 / 1卷 / 10期
关键词：
28;
D O I：
10.1088/0957-0233/1/10/002
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
With short length data records, high-resolution spectral estimates can be obtained by constructing a model of the signal and using the model coefficients to calculate the spectrum. The bottlenecks associated with implementing modelling algorithms in hardware were identified using a test bed based on a general-purpose microprocessor. A comparison is made of the architecture required and speed obtained when the Burg autoregressive modelling algorithm is implemented on high-speed multiprocessor systems. The systems compared were the microprogrammable AMD29500 byte slice digital signal processor chips and the NEC mu PD77230 single-chip digital signal processor. Applications in the area of magnetic resonance imaging are discussed. Prototype systems would allow a sixteenth-order autoregressive model to be performed on a 256*128 medical image in 1 to 3 seconds.
引用
收藏
页码：1000 / 1006
页数：7
相关论文
共 50 条
  • [1] Hardware implementation for a genetic algorithm
    Chen, Pei-Yin
    Chen, Ren-Der
    Chang, Yu-Pin
    Shieh, Leang-San
    Malki, Heidar A.
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2008, 57 (04) : 699 - 705
  • [2] THE FIRST HARDWARE MSC ALGORITHM IMPLEMENTATION
    Fabera, V.
    Musil, T.
    Rada, J.
    NEURAL NETWORK WORLD, 2017, 27 (06) : 541 - 555
  • [3] Hardware implementation of a novel inversion algorithm
    Naseer, M
    Savas, E
    PROCEEDINGS OF THE 46TH IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS & SYSTEMS, VOLS 1-3, 2003, : 798 - 801
  • [4] Hardware Implementation of ADABOOST ALGORITHM and Verification
    Shi, Yuehua
    Zhao, Feng
    Zhang, Zhong
    2008 22ND INTERNATIONAL WORKSHOPS ON ADVANCED INFORMATION NETWORKING AND APPLICATIONS, VOLS 1-3, 2008, : 343 - 346
  • [5] An optimized hardware implementation of the CORDIC algorithm
    Lyu, Fei
    Wu, Chaoran
    Wang, Yuxuan
    Pan, Hongbing
    Wang, Yu
    Luo, Yuanyong
    IEICE ELECTRONICS EXPRESS, 2022, 19 (21):
  • [6] Hardware implementation of a novel genetic algorithm
    Zhu, Z.
    Mulvaney, D. J.
    Chouliaras, V. A.
    NEUROCOMPUTING, 2007, 71 (1-3) : 95 - 106
  • [7] The Hardware Implementation of a Novel Genetic Algorithm
    Zhu, Zhenhuan
    Mulvaney, David
    Chouliaras, Vassilios
    PROCEEDINGS OF WORLD ACADEMY OF SCIENCE, ENGINEERING AND TECHNOLOGY, VOL 8, 2005, 8 : 173 - 178
  • [8] A hardware implementation in FPGA of the Rijndael algorithm
    Chitu, C
    Chien, D
    Chien, C
    Verbauwhede, I
    Chang, F
    2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, CONFERENCE PROCEEDINGS, 2002, : 507 - 510
  • [9] Hardware implementation of block cipher algorithm
    School of Computer, Wuhan University, Wuhan 430079, China
    不详
    Harbin Gongye Daxue Xuebao, 2006, 9 (1558-1562):
  • [10] A Hardware Implementation of Simon Cryptography Algorithm
    Feizi, Soheil
    Ahmadi, Arash
    Nemati, Ali
    2014 4TH INTERNATIONAL CONFERENCE ON COMPUTER AND KNOWLEDGE ENGINEERING (ICCKE), 2014, : 245 - 250
12345