A BIPOLAR-BASED 0.5 MU-M BICMOS TECHNOLOGY ON BONDED SOI FOR HIGH-SPEED LSIS

被引：0
|
作者：
YOSHIDA, M
HIRAMOTO, T
FUJIWARA, T
HASHIMOTO, T
MURAYA, T
MURATA, S
WATANABE, K
TAMBA, N
IKEDA, T
机构：
来源：
IEICE TRANSACTIONS ON ELECTRONICS | 1994年 / E77C卷 / 08期
关键词：
BICMOS; BONDED SOI; DOUBLE POLYSILICON BIPOLAR; TRENCH ISOLATION; STRESS;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A new BiCMOS process based on a high-speed bipolar process with 0.5 mum emitter width has been developed using a bonded SOI substrate. Double polysilicon bipolar transistors with the trench isolation, shallow junctions and the pedestal collector implantation provide a high cut-off frequency of 27 GHz. Stress induced device degradation is carefully examined and a low stress trench isolation process is proposed.
引用
收藏
页码：1395 / 1403
页数：9
相关论文
共 50 条
  • [1] Interface controlled IDP process technology for 0.3 mu m high-speed bipolar and BICMOS LSIs
    Hashimoto, T
    Kumauchi, T
    Jinbo, T
    Watanabe, K
    Yoshida, E
    Miura, H
    Shiba, T
    Tamaki, Y
    PROCEEDINGS OF THE 1996 BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING, 1996, : 181 - 184
  • [2] High speed silicon bipolar/BiCMOS 0.5μm technology noise characterization.
    Rouquette, P
    Gasquet, D
    Morin, G
    Carbonero, JL
    NOISE IN PHYSICAL SYSTEMS AND 1/F FLUCTUATIONS, PROCEEDINGS OF THE 14TH INTERNATIONAL CONFERENCE, 1997, : 189 - 192
  • [3] DEVELOPMENT OF 0.5 MU-M HIGH-SPEED AND LOW-POWER FULL-CUSTOM LSI TECHNOLOGY
    INO, M
    MATSUHIRO, K
    YAMADA, J
    IMAI, K
    NTT REVIEW, 1994, 6 (01): : 91 - 96
  • [4] HIGH-SPEED HGCDTE PHOTODIODES AT 10.6 MU-M
    SPEARS, DL
    MELNGAIL.I
    FREED, C
    HARMAN, TC
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1973, ED20 (12) : 1175 - 1175
  • [5] A 0.2-μm bipolar-CMOS technology on bonded SOI with copper metallization for ultra high-speed processors
    Hashimoto, T
    Kikuchi, T
    Watanabe, K
    Ohashi, N
    Saito, T
    Yamaguchi, H
    Wada, S
    Natsuaki, N
    Kondo, M
    Kondo, S
    Homma, Y
    Owada, N
    Ikeda, T
    INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, : 209 - 212
  • [6] A TRIPLE DIFFUSED APPROACH FOR HIGH-PERFORMANCE 0.8 MU-M BICMOS TECHNOLOGY
    AHMED, SS
    ASAKAWA, WW
    BOHR, MT
    CHAMBERS, SS
    DEETER, T
    DENHAM, M
    GREASON, JK
    HOLT, WW
    TAYLOR, RR
    YOUNG, I
    SOLID STATE TECHNOLOGY, 1992, 35 (10) : 33 - &
  • [7] HIGH-SPEED GAINASSB/GASB PIN PHOTODETECTORS FOR WAVELENGTHS TO 2.3 MU-M
    BOWERS, JE
    SRIVASTAVA, AK
    BURRUS, CA
    DEWINTER, JC
    POLLACK, MA
    ZYSKIND, JL
    ELECTRONICS LETTERS, 1986, 22 (03) : 137 - 138
  • [8] 0.6-MU-M HIGH-SPEED BICMOS TECHNOLOGY WITH EMITTER-BASE SELF-ALIGNED STRUCTURE
    YOSHIMURA, T
    YAMADA, S
    YAMAUCHI, T
    SHIMAUCHI, Y
    INAYOSHI, K
    1989 INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, 1989, : 241 - 244
  • [9] HIGH-SPEED INTENSITY MODULATION OF 1.5 MU-M DBR LASERS WITH WAVELENGTH TUNING
    KANO, F
    FUKUDA, M
    SATO, K
    OE, K
    IEEE JOURNAL OF QUANTUM ELECTRONICS, 1990, 26 (08) : 1340 - 1346
  • [10] On the optimisation of outside spacer bipolar transistors for 0.5 mu m high performance mixed analog/digital BiCMOS
    Cuthbertson, A
    Decoutere, S
    Deferm, L
    ELECTRICAL ENGINEERING, 1996, 79 (05): : 343 - 351
12345