ENVIRONMENTS FOR PARALLEL ARCHITECTURES

被引：0
作者：
QUECKE, G [1 ]
机构：
[1] GESELLS MATH & DATENVERARBEITUNG MBH,PARALLELE SYST LAB,W-5205 ST AUGUSTIN,GERMANY
来源：
INTERNATIONAL JOURNAL OF MODERN PHYSICS C-PHYSICS AND COMPUTERS | 1993年 / 4卷 / 01期
关键词：
D O I：
10.1142/S0129183193000136
中图分类号：
TP39 [计算机的应用];
学科分类号：
081203 ; 0835 ;
摘要：
This paper describes the facilities of the Laboratory for Parallel Systems at Germany's national institute for computer science. It gives an overview of the parallel machines installed in the laboratory, the environment they are embedded in and their usage, especially the usage of the Connection Machine.
引用
收藏
页码：121 / 125
页数：5
相关论文
共 50 条
  • [21] PARALLEL ARCHITECTURES .1.
    ANTOLA, A
    MICROPROCESSING AND MICROPROGRAMMING, 1989, 27 (1-5): : 389 - 389
  • [22] RECONFIGURATION STRATEGIES FOR PARALLEL ARCHITECTURES
    YALAMANCHILI, S
    AGGARWAL, JK
    COMPUTER, 1985, 18 (12) : 44 - 61
  • [23] PARALLEL ARCHITECTURES .2.
    ZAPATA, EL
    MICROPROCESSING AND MICROPROGRAMMING, 1989, 27 (1-5): : 487 - 487
  • [24] Parallel Architectures for Humanoid Robots
    Ceccarelli, Marco
    Russo, Matteo
    Morales-Cruz, Cuauhtemoc
    ROBOTICS, 2020, 9 (04) : 1 - 16
  • [25] A SURVEY OF PARALLEL COMPUTER ARCHITECTURES
    DUNCAN, R
    COMPUTER, 1990, 23 (02) : 5 - 16
  • [26] Parallel MLEM on Multicore Architectures
    Kuestner, Tilman
    Weidendorfer, Josef
    Schirmer, Jasmine
    Klug, Tobias
    Trinitis, Carsten
    Ziegler, Sybille
    COMPUTATIONAL SCIENCE - ICCS 2009, PART I, 2009, 5544 : 491 - +
  • [27] ON THE EFFICIENCY OF PARALLEL PIPELINED ARCHITECTURES
    COSTA, LD
    SLAETS, JFW
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 1991, 39 (09) : 2086 - 2089
  • [28] Algorithms and parallel VLSI architectures
    Moonen, M
    Catthoor, F
    INTEGRATION-THE VLSI JOURNAL, 1995, 20 (01) : 1 - 2
  • [29] Interleaving on parallel DSP architectures
    Richter, T
    Fettweis, GP
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2005, 39 (1-2): : 161 - 173
  • [30] Parallel architectures for vector quantization
    Ancona, F
    Rovetta, S
    Zunino, R
    1997 IEEE INTERNATIONAL CONFERENCE ON NEURAL NETWORKS, VOLS 1-4, 1997, : 899 - 903
12345