AN EFFICIENT PARALLEL CRITICAL PATH ALGORITHM

被引:9
作者
LIU, LR
DU, DHC
CHEN, HC
机构
[1] AT&T BELL LABS, TECH STAFF, MURRAY HILL, NJ 07974 USA
[2] UNIV MINNESOTA, DEPT COMP SCI, MINNEAPOLIS, MN 55455 USA
基金
美国国家科学基金会;
关键词
D O I
10.1109/43.293948
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The problem of identifying one of the longest sensitizable paths in a circuit is called a critical path problem. Several critical path algorithms have been proposed in the last few years. However, due to the long computation time required to produce accurate results, these algorithms may not be able to generate any result for large designs with many long false paths unless the accuracy of the results is compromised. Parallel processing seems to be an appropriate way to speed up the required computation. In this paper, we study the parallel algorithms for critical path problem. We first present a sensitization criterion. Based on this sensitization criterion an algorithm called DT-algorithm, which is a variation of the D-algorithm with stable Time range of signals also taken into consideration, is developed. The DT-algorithm is especially suitable and can be used to determine the sensitizability of a given path in a parallel processing environment. We also presented an implementation of parallel DT-algorithm that can be executed on a shared memory multiprocessor. The experimental results show that a reasonable speed-up can be obtained.
引用
收藏
页码:909 / 919
页数:11
相关论文
共 12 条
[1]  
BENKOSKI J, 1987, P INT C COMPUTER AID, P44
[2]   TIMING ANALYSIS USING FUNCTIONAL-ANALYSIS [J].
BRAND, D ;
IYENGAR, VS .
IEEE TRANSACTIONS ON COMPUTERS, 1988, 37 (10) :1309-1314
[3]   CRITICAL PATH SELECTION FOR PERFORMANCE OPTIMIZATION [J].
CHEN, HC ;
DU, DH ;
LIU, LR .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1993, 12 (02) :185-195
[4]   PATH SENSITIZATION IN CRITICAL PATH PROBLEM [J].
CHEN, HC ;
DU, DH .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1993, 12 (02) :196-207
[5]  
DU HC, 1989, 26TH P DES AUT C, P555
[6]   TIMING ANALYSIS OF COMPUTER HARDWARE [J].
HITCHCOCK, RB ;
SMITH, GL ;
CHENG, DD .
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1982, 26 (01) :100-105
[7]  
MCGEER PC, 1989, ACM IEEE D, P561, DOI 10.1145/74382.74476
[8]  
MEERSCH EV, 1986, 1986 P EUR SOL STAT, P205
[9]  
MURPHY BJ, 1985, P INT C COMPUTER AID, P176
[10]  
PERREMANS S, 1989, ACM IEEE D, P568, DOI 10.1145/74382.74477