THE COUNTERFLOW PIPELINE PROCESSOR ARCHITECTURE

被引：60

作者：

SPROULL, RF ^{[1
]}

SUTHERLAND, IE ^{[1
]}

MOLNAR, CE ^{[1
]}

机构：

[1] WASHINGTON STATE UNIV,INST BIOMED COMP,PULLMAN,WA 99164

来源：

IEEE DESIGN & TEST OF COMPUTERS | 1994年 / 11卷 / 03期

关键词：

D O I：

10.1109/MDT.1994.303847

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In a counterflow pipeline processor, instructions and results flow in opposite directions through a pipeline, interacting as they pass. Although detailed simulations of a complete processor design are not yet available, the architecture promises regularity in chip layout, local control to avoid performance limitations, and simplicity that may lead to provably correct designs. Moreover, CFPP designs allow asynchronous implementations more readily than conventional pipeline designs.

引用

页码：48 / 59

页数：12

共 50 条

[21] A MULTIPLE FAULT-TOLERANT PROCESSOR NETWORK ARCHITECTURE FOR PIPELINE COMPUTING
TYSZER, J
IEEE TRANSACTIONS ON COMPUTERS, 1988, 37 (11) : 1414 - 1418
[22] A 30 NS (600 MOPS) IMAGE-PROCESSOR WITH A RECONFIGURABLE PIPELINE ARCHITECTURE
AONO, K
TOYOKURA, M
ARAKI, T
PROCEEDINGS OF THE IEEE 1989 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1989, : 727 - 730
[23] Pixel-and-column pipeline architecture for FFT-based image processor
Morikawa, M
Katsumata, AT
Kobayashi, K
2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III, PROCEEDINGS, 2002, : 687 - 690
[24] Pipeline processor for fast architecture oriented regular DCT-IDCT algorithm
Akopian, D
Astola, J
1996 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, CONFERENCE PROCEEDINGS, VOLS 1-6, 1996, : 1319 - 1322
[25] A Novel Architecture Scheme with Adaptive Pipeline Coupling Technique for DSP Processor Design
Tang, Zheng
Xie, Jing
Mao, Zhigang
2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
[26] PIPELINE COMMUNICATION PROCESSOR
CORDONNIER, V
COUSIN, R
DIGITAL PROCESSES, 1976, 2 (04): : 273 - 289
[27] Pipeline FFT processor
Linkoping Univ, Linkoping, Sweden
IEEE Workshop Signal Process Syst SiPS Des Implement, (654-662):
[28] Counterflow pipeline based dynamic instruction scheduling
Werner, T
Akella, V
SECOND INTERNATIONAL SYMPOSIUM ON ADVANCED RESEARCH IN ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS, 1996, : 69 - 79
[29] High speed wavefront processor for adaptive optics system - pipeline multiple SIMD architecture
Natl Univ of Defense Technology, Changsha, China
Tien Tzu Hsueh Pao, 3 (100-102):
[30] A Design of Multi-threaded Shader Processor with Dual-Phase Pipeline Architecture
Lee, Kwang-Yeob
Park, Tae-Ryoung
Kwak, Jae-Chang
Koo, Yong-Seo
2009 FIRST INTERNATIONAL CONFERENCE ON ADVANCES IN MULTIMEDIA, 2009, : 121 - +

← 1 2 3 4 5 →